LXT305

Integrated T1/E1 Short-Haul Transceiver with Transmit Jitter Attenuation

General Description

The LXT305 is a fully integrated transceiver for both North American 1.544 Mbps (T1) and International 2.048 Mbps (E1) applications. Transmit pulse shapes (T1 or E1) are selectable for various line lengths and cable types.

The LXT305 provides transmit jitter attenuation starting at 3 Hz, and is microprocessor controllable through a serial interface. It is especially well suited for applications involving T1 and higher rates such as M13 Mux, SONET, etc. A variety of diagnostic features including transmit and receive monitoring are incorporated. Clock inputs may be derived from an on-chip crystal oscillator or digital inputs.

The LXT305, an advanced double-poly, double-metal CMOS device, requires only a single 5-volt power supply.

Applications

- · SDH / SONET Equipment
- M13 Multiplexers
- · PCM / Voice Channel Banks
- · Data Channel Bank / Concentrator
- · T1 / E1 multiplexer
- Digital Access and Cross-connect Systems (DACS)
- · Computer to PBX interface (CPI & DMI)
- · High-speed data transmission lines
- · Interfacing Customer Premises Equipment to a CSU
- · Digital Loop Carrier (DLC) terminals

Features

- · Compatible with most popular PCM framers
- · Line driver, data recovery and clock recovery functions
- · Minimum receive signal of 500 mV
- · Selectable slicer levels (T1/E1) improve SNR
- Programmable transmit equalizer shapes pulses to meet DSX-1 pulse template from 0 to 655 ft
- · Local and remote loopback functions
- Transmit Driver Performance Monitor (DPM) output
- · Receive monitor with Loss of Signal (LOS) output
- Receiver jitter tolerance 0.4 UI from 40 kHz to 100 kHz
- Transmit jitter attenuation starting at 3 Hz
- · Microprocessor controllable
- · Available in 28-pin DIP and PLCC

LXT305 Block Diagram






Figure 1: Pin Assignments




Table 1: Pin Descriptions

Pin #	Sym	I/O¹	Name	Description
1	MCLK	DI	Master Clock	A 1.544 or 2.048 MHz clock input used to generate internal clocks. Upon Loss of Signal (LOS), RCLK is derived from MCLK. If MCLK is not applied, this pin should be grounded.
2	TCLK	DI	Transmit Clock	Transmit clock input. TPOS and TNEG are sampled on the falling edge of TCLK. Except during remote loopback, the transmitter remains powered down if TCLK is not supplied.
3	TPOS	DI	Transmit Positive Data	Input for positive pulse to be transmitted on the twisted-pair line.
4	TNEG	DI	Transmit Negative Data	Input for negative pulse to be transmitted on the twisted-pair line.
5	MODE	DI	Mode Select	Setting MODE High puts the LXT305 in the Host Mode. In the Host Mode, the serial interface is used to control the LXT305 and determine its status.
			į	Setting MODE Low puts the LXT305 in the Hardware (H/W) Mode. In the Hardware Mode, the serial interface is disabled and hard-wired pins are used to control configuration and report status.
6	RNEG	DO	Receive Negative Data	Received data outputs. A signal on RNEG corresponds to receipt of a negative pulse on RTIP and RRING. A signal on RPOS corresponds to receipt of a positive pulse on RTIP and RRING. RNEG and RPOS outputs
7	RPOS	DO	Receive Positive Data	are Non-Return-to-Zero (NRZ). In the Host Mode, CLKE determines the clock edge at which these outputs are stable and valid. In the Hardware Mode, both outputs are stable and valid on the rising edge of RCLK.
8	RCLK	DO	Recovered Clock	This is the clock recovered from the signal received at RTIP and RRING.

Table 1: Pin Descriptions - continued

Pin#	Sym	1/O1	Name	Description					
9	XTALIN	ΑI	Crystal Input	An external crystal operating at four times the bit rate (6.176 MHz for T1, 8.192 MHz for E1 applications with an 18.7 pF load) is required to enable					
10	XTALOUT	AO	Crystal Output	the jitter attenuation function of the LXT305. These pins may also be used to disable the jitter attenuator by connecting the XTALIN pin to the positive supply through a resistor, and tying the XTALOUT pin to ground.					
11	DPM	DO	Driver Performance Monitor	DPM goes High when the transmit monitor loop (MTIP and MRING) does not detect a signal for 63 ±2 clock periods. DPM remains High until a signal is detected.					
12	LOS	DO	Loss Of Signal	LOS goes High when 175 consecutive spaces have been detected. LOS returns Low when a mark is received.					
13	TTIP	AO	Transmit Tip	Differential Driver Outputs. These outputs are designed to drive a 25 Ω					
16	TRING	AO	Transmit Ring	load. The transmitter will drive $100~\Omega$ shielded twisted-pair cable through a 2:1 step-up transformer without additional components. To drive 75 Ω coaxial cable, two 2.2 Ω resistors are required in series with the transformer.					
14	TGND	s	Transmit Ground	Ground return for the transmit drivers power supply TV+.					
15	TV+	S	Transmit Power Supply	+5 VDC power supply input for the transmit drivers. TV+ must not vary from RV+ by more than ±0.3 V.					
17	MTIP	ΑI	Monitor Tip	These pins are used to monitor the tip and ring transmit outputs. The transceiver can be connected to monitor its own output or the output of another LXT305 on the board.					
18	MRING	ΑI	Monitor Ring	Host Mode only: To prevent false interrupts in the Host Mode if the monitor is not used, apply a clock signal to one of the monitor pins and tie the other monitor pin to approximately the clock's mid-level voltage. The monitor clock can range from 100 kHz to the TCLK frequency.					
19	RTIP	ΑI	Receive Tip	The AMI signal received from the line is applied at these pins. A center-					
20	RRING	ΑI	Receive Ring	tapped, center-grounded, 2:1 step-up transformer is required on these pi					
21	RV+	S	Receive Power Supply	+5 VDC power supply for all circuits except the transmit drivers. (Transmit drivers are supplied by TV+.)					
22	RGND	S	Receive Ground	Ground return for power supply RV+.					
1. Entr	ies in I/O col	lumn	are: DI = Digital In	put; DO = Digital Output; AI = Analog Input; AO = Analog Output; S = Supply.					

Table 1: Pin Descriptions - continued

Pin#	Sym	I/O¹	Name	Description						
22	ĪNT	DO	Interrupt (Host Mode)	This LXT305 Host Mode output goes Low to flag the host processor when LOS or DPM goes active. INT is an open-drain output and should be tied to power supply RV+ through a resistor. INT is reset by clearing the respective register bit (LOS and/or DPM.)						
23	EC1	DI	Equalizer Control 1 (H/W Mode)	The signal applied at this pin in the LXT305 Hardware Mode is used in conjunction with EC2 and EC3 inputs to determine shape and amplitude of AMI output transmit pulses.						
	SDI	DI	Serial Data In (Host Mode)	The serial data input stream is applied to this pin when the LXT operates in the Host Mode. SDI is sampled on the rising edge of SCLK.						
24	EC2	DI	Equalizer Control 2 (H/W Mode)	The signal applied at this pin in the LXT305 Hardware Mode is used in conjunction with EC1 and EC3 inputs to determine shape and amplitude of AMI output transmit pulses.						
25	SDO	DO	Serial Data Out (Host Mode)	The serial data from the on-chip register is output on this pin in the LXT305 Host Mode. If CLKE is High, SDO is valid on the rising edge of SCLK. If CLKE is Low, SDO is valid on the falling edge of SCLK. This pin goes to a high-impedance state when the serial port is being written to and when $\overline{\text{CS}}$ is High.						
EC3 DI Equalizer Control 3 (H/W Mode)				The signal applied at this pin in the LXT305 Hardware Mode is used in conjunction with EC1 and EC2 inputs to determine shape and amplitude of AMI output transmit pulses.						
	CS	DI	Chip Select (Host Mode)	This input is used to access the serial interface in the LXT305 Host Mode. For each read or write operation, \overline{CS} must transition from High to Low, and remain Low.						
26	RLOOP	DI	Remote Loopback (H/W Mode)	This input controls loopback functions in the LXT305 Hardware Mode. Setting RLOOP High enables the Remote Loopback Mode. Setting both RLOOP and LLOOP causes a Reset.						
	SCLK	DI	Serial Clock (Host Mode)	This clock is used in the LXT305 Host Mode to write data to or read data from the serial interface registers.						
27	LLOOP	DI	Local Loopback (H/W Mode)	This input controls loopback functions in the LXT305 Hardware Mode. Setting LLOOP High enables the Local Loopback Mode.						
28	CLKE	DI	Clock Edge (Host Mode)	Setting CLKE High causes RPOS and RNEG to be valid on the falling edge of RCLK, and SDO to be valid on the rising edge of SCLK. When CLKE is Low, RPOS and RNEG are valid on the rising edge of RCLK, and SDO is valid on the falling edge of SCLK.						
	TAOS	DI	Transmit All Ones (H/W Mode)	When set High, TAOS causes the LXT305 (Hardware Mode) to transmit a continuous stream of marks at the MCLK frequency.						

1. Entries in I/O column are: DI = Digital Input; DO = Digital Output; AI = Analog Input; AO = Analog Output; S = Supply.

FUNCTIONAL DESCRIPTION

NOTE

This functional description is for design aid only.

The LXT305 is a fully integrated PCM transceiver for both 1.544 Mbps (T1) and 2.048 Mbps (E1) applications which allows full-duplex transmission of digital data over existing twisted-pair installations.

The first page of this data sheet shows a simplified block diagram of the LXT305. The LXT305 transceiver interfaces with two twisted-pair lines (one twisted-pair for transmit, one twisted-pair for receive) through standard pulse transformers and appropriate resistors.

POWER REQUIREMENTS

The LXT305 is a low-power CMOS device. It operates from a single +5 V power supply which can be connected externally to both the transmitter and receiver. However, the two inputs must be within \pm .3 V of each other, and decoupled to their respective grounds separately. Refer to Application Information for typical decoupling circuitry. Isolation between the transmit and receive circuits is provided internally. Except during remote loopback, the transmitter powers down if TCLK is not supplied.

Reset Operation

Upon power up, the transceiver is held static until the power supply reaches approximately 3 V. Upon crossing this threshold, the device begins a 32 ms reset cycle to calibrate the transmit and receive delay lines and lock the Phase Lock Loop to the receive line. A reference clock is required to calibrate the delay lines. MCLK provides the receiver reference. The crystal oscillator provides the transmitter reference. If the LXT305 crystal oscillator is grounded, MCLK is used as the transmitter reference clock.

The transceiver can also be reset from the Host or Hardware Mode. In Host Mode, reset is commanded by simultaneously writing RLOOP and LLOOP to the register. In Hardware Mode, reset is commanded by holding RLOOP and LLOOP High simultaneously for 200 ns. Reset is initiated on the falling edge of the reset request. In either mode, reset clears and sets all registers to 0 and then begins calibration.

RECEIVER

The signal is received from one twisted-pair line on each side of a center-grounded transformer. Positive pulses are received at RTIP and negative pulses are received at RRING. Recovered data is output at RPOS and RNEG, and the recovered clock is output at RCLK. Refer to Test Specifications for LXT305 receiver timing.

The signal received at RPOS and RNEG is processed through the peak detector and data slicers. The peak detector samples the inputs and determines the maximum value of the received signal. A percentage of the peak value is provided to the data slicers as a threshold level to ensure optimum signal-to-noise ratio. For T1 applications (determined by Equalizer Control inputs EC1 - EC3 \neq 000) the threshold is set to 70% of the peak value. This threshold is maintained above 65% for up to 15 successive zeros over the range of specified operating conditions. For E1 applications (EC inputs = 000) the threshold is set to 50%.

The receiver is capable of accurately recovering signals with up to -13.6 dB of attenuation (from 2.4 V), corresponding to a received signal level of approximately 500 mV. Maximum cable length is 1500 feet of ABAM cable (approximately 6 dB). Regardless of received signal level, the peak detectors are held above a minimum level of .3 V to provide immunity from impulsive noise.

After processing through the data slicers, the received signal is routed to the data and clock recovery sections, and to the receive monitor. The receive monitor generates a Loss of Signal (LOS) output upon receipt of 175 consecutive zeros (spaces). The receiver monitor loads a digital counter at the RCLK frequency. The count is incremented each time a zero is received, and reset to zero each time a one (mark) is received. Upon receipt of 175 consecutive zeros the LOS pin goes High, and the RCLK output is replaced with the MCLK. The LOS output is reset when a mark is received.

TRANSMITTER

Data received for transmission onto the line is clocked serially into the device at TPOS and TNEG. Input synchronization is supplied by the transmit clock (TCLK). If TCLK is not supplied, the transmitter remains powered down (except during remote loopback). The transmitted pulse shape is determined by Equalizer Control signals EC1 through EC3 as shown in Table 2. Refer to Test Specifications for master and transmit clock timing characteristics. Shaped pulses are applied to the AMI line driver for transmission onto the line at TTIP and TRING. Equalizer Control signals may be hardwired in the Hardware Mode, or input as part of the serial data stream (SDI) in the Host Mode.

Pulses can be shaped for either 1.544 or 2.048 Mbps applications. 1.544 Mbps pulses for DSX-1 applications can be programmed to match line lengths from 0 to 655 feet of ABAM cable. The LXT305 also matches FCC and ECSA specifications for CSU applications. 2.048 Mbps pulses can drive either coaxial or shielded twisted-pair lines using appropriate resistors in line with the output transformer.

Jitter Attenuation

Jitter attenuation of the LXT305 transmit outputs is provided by a Jitter Attenuation Loop (JAL) and an Elastic Store (ES). An external crystal oscillating at 4 times the bit rate provides clock stabilization. Refer to Application Information for crystal specifications. The ES is a 32 x 2-bit register. Transmit data is clocked into the ES with the transmit clock (TCLK) signal, and clocked out of the ES with the dejittered clock from the JAL. When the bit count in the ES is within two bits of overflowing or underflowing, the ES adjusts the output clock by 1/8 of a bit period. The ES produces an average delay of 16 bits in the transmit path.


Driver Performance Monitor

The transceiver incorporates a Driver Performance Monitor (DPM) connected in parallel with TTIP and TRING at the output transformer. The DPM output level goes High upon detection of 63 consecutive zeros. It is reset when a one is detected on the transmit line, or when a reset command is received.

Line Code

The LXT305 transmits data as a 50% AMI line code as shown in Figure 2. Power consumption is reduced by activating the AMI line driver only to transmit a mark. The output driver is disabled during transmission of a space.

Figure 2: 50% AMI Coding Diagram



OPERATING MODES

The LXT305 transceiver can be controlled by a microprocessor through the serial interface (Host Mode), or through hard-wired pins (Hardware Mode). The mode of operation is set by the MODE pin logic level. The transceivers can also be commanded to operate in one of several diagnostic modes.

Table 2: Equalizer Control Inputs

EC3	EC2	EC1	Line Length ¹	Cable Loss ²	Application	Bit Rate
0	1	1	0 ~ 133 ft ABAM	0.6 dB		
1	0	0	133 ~ 266 ft ABAM	1.2 dB		
1	0	1	266 ~ 399 ft ABAM	1.8 dB	DSX-1	1.544 Mbps
1	1	0	399 ~ 533 ft ABAM	2.4 dB		
1	1	1	533 ~ 655 ft ABAM	3.0 dB		
0	0	0	ITU Recommendation G.	703	E1	2.048 Mbps
0	1	0	FCC Part 68, Option A		CSU	1.544 Mbps

^{1.} Line length from transceiver to DSX-1 cross-connect point.



^{2.} Maximum cable loss at 772 kHz.

Host Mode Operation

To allow a host microprocessor to access and control the LXT305 through the serial interface, MODE is set High. The serial interface (SDI/SDO) uses a 16-bit word consisting of an 8-bit Command/Address byte and an 8-bit Data byte.

The Host Mode provides a latched Interrupt output (INT) which is triggered by a change in the Loss of Signal (LOS) and/or Driver Performance Monitor (DPM) bits. The Interrupt is cleared when the interrupt condition no longer exists, and the host processor enables the respective bit in the serial input data byte. Host Mode also allows control of the serial data and receive data output timing. The Clock Edge (CLKE) signal determines when these outputs are valid, relative to the Serial Clock (SCLK) or RCLK as follows:

Table 3: Clock Edge (CLKE)

CLKE	Output	Clock	Valid Edge
LOW	RPOS	RCLK	Rising
	RNEG	RCLK	Rising
	SDO	SCLK	Falling
HIGH	RPOS	RCLK	Falling
	RNEG	RCLK	Falling
	SDO	SCLK	Rising

The LXT305 serial port is addressed by setting bit A4 in the Address/Command byte, corresponding to address 16. The LXT305 contains only a single output data register so no complex chip addressing scheme is required. The register is accessed by causing the Chip Select (CS) input to transition from High to Low. Bit 1 of the serial Address/Command byte provides Read/Write control when the chip is accessed. A logic 1 indicates a read operation, and a logic 0 indicates a write operation. Table 4 lists serial data output bit combinations for each status. Serial data structure is shown in Figure 3. Refer to Test Specifications for I/O timing characteristics.

Hardware Mode Operation

In Hardware Mode the transceiver is accessed and controlled through individual pins. With the exception of the INT and CLKE functions, Hardware Mode provides all the functions provided in the Host Mode. In the Hardware Mode RPOS and RNEG outputs are valid on the rising edge of RCLK.

To operate in Hardware Mode, MODE must be set Low. Equalizer Control signals (EC1 through EC3) are input on the Interrupt, Serial Data In and Serial Data Out pins. Diagnostic control for Remote Loopback (RLOOP), Local Loopback (LLOOP), and Transmit All Ones (TAOS) modes is provided through the individual pins used to control serial interface timing in the Host Mode.

Diagnostic Mode Operation

TRANSMIT ALL ONES

In Transmit All Ones (TAOS) Mode the TPOS and TNEG inputs to the transceiver are ignored. The transceiver transmits a continuous stream of ones at the TCLK frequency when TAOS is activated. TAOS can be commanded simultaneously with Local Loopback, but is inhibited during Remote Loopback. During TAOS, the transmitter is locked to MCLK.

REMOTE LOOPBACK

In Remote Loopback (RLOOP) Mode, the transmit data and clock inputs (TPOS, TNEG and TCLK) are ignored. The RPOS and RNEG outputs are looped back through the transmit circuits and output on TTIP and TRING at the RCLK frequency. Receiver circuits are unaffected by the RLOOP command and continue to output the RPOS, RNEG and RCLK signals received from the twisted-pair line.

LOCAL LOOPBACK

In Local Loopback (LLOOP) Mode, the receiver circuits are inhibited. The transmit data and clock inputs (TPOS, TNEG and TCLK) are looped back onto the receive data and clock outputs (RPOS, RNEG and RCLK). The transmitter circuits are unaffected by the LLOOP command. The TPOS and TNEG inputs will be transmitted normally. (A stream of ones will be transmitted if the TAOS command is active.)



Table 4: LXT305 Serial Data Output Bits (See Figure 3)

Bit D5	Bit D6	Bit D7	Status
. 0	0	0	Reset has occurred, or no program input
0	0	1	TAOS active
0	1	0	Local Loopback active
0	1	1	TAOS and Local Loopback active
1	0	0	Remote Loopback active
1	0	1	DPM has changed state since last Clear DPM occurred
1	1	0	LOS has changed state since last Clear LOS occurred
1	1	1	LOS and DPM have both changed state since last Clear DPM and Clear LOS occurred

Figure 3: LXT305 Serial Interface Data Structure




Table 5: LXT305 Crystal Specifications (External)

Parameter	T1	E1			
Frequency	6.176 MHz	8.192 MHz			
	± 20 ppm @ 25 °C	±20 ppm @ 25 °C			
Frequency Stability	± 25 ppm from -40 °C to 85 °C (Ref 25 °C reading)	± 25 ppm from -40 °C to 85 °C (Ref 25 °C reading)			
Pullability	CL = 11 pF to 18.7 pF, $+\Delta F = 175$ to 195 ppm	CL = 11 pF to 18.7 pF, $+\Delta F = 95$ to 115 ppr			
runabinty	CL = 18.7 pF to 34 pF, $-\Delta F = 175$ to 195 ppm	CL = 18.7 pF to 34 pF, $-\Delta F = 95$ to 115 ppm			
Effective series resistance	40 Ω Maximum	30 Ω Maximum			
Crystal cut	AT	AT			
Resonance	Parallel	Parallel			
Maximum drive level	2.0 mW	2.0 mW			
Mode of operation	Fundamental	Fundamental			
Crystal holder	HC49 (R3W), $Co = 7$ pF maximum	HC49 (R3W), Co = 7 pF maximum			
	См = 17 fF typical	См = 17 fF typical			

APPLICATION INFORMATION


NOTE

This information is for design aid only.

1.544 MBPS DSX-1 INTERFACE APPLICATIONS

Figure 4 is a typical 1.544 Mbps DSX-1 application. The LXT305 is shown in the Host Mode with a typical T1/ESF framer providing the digital interface with the host controller. Both devices are controlled through the serial interface. An LXP600A Clock Adapter (CLAD) provides the 2.048 MHz system backplane clock, locked to the recovered 1.544 MHz clock signal. The power supply inputs are tied to a common bus with appropriate decoupling capacitors installed (68 μF on the transmit side, 1.0 μF and 0.1 μF on the receive side).

Figure 4: Typical LXT305 1.544 Mbps T1 Application (Host Mode)




LEVEL ONE

2.048 MBPS E1 INTERFACE APPLICATIONS

Figure 5 is a typical 2.048 Mbps E1 application. The LXT305 is shown in Hardware Mode with a typical E1/CRC4 framer. Resistors are installed in line with the transmit transformer for loading a 75 Ω coaxial cable. The in-line resistors are not

required for transmission on 120 Ω shielded twisted-pair lines. As in the DSX-1 application Figure 4, this configuration is illustrated with a crystal in place to enable the Jitter Attenuation Loop, and a single power supply bus. The hardwired control lines for TAOS, LLOOP and RLOOP are individually controllable, and the LLOOP and RLOOP lines are also tied to a single control for the Reset function.

Figure 5: Typical LXT305 75 Ω E1 Application (Hardware Mode)



TEST SPECIFICATIONS

NOTE

Minimum and maximum values in Tables 6 through 12 and Figures 6 through 9 represent the performance specifications of the LXT305 and are guaranteed by test except, as noted, by design.

Table 6: Absolute Maximum Ratings

Parameter	Sym	Min	Max	Units
DC supply (referenced to GND)	RV+, TV+	-0.3	6.0	V
Input voltage, any pin 1	Vin	RGND - 0.3	RV++0.3	V
Input current, any pin ²	IIN	-10	10	mA
Storage temperature	Тѕтс	-65	150	°C

CAUTION

Operations at or beyond these limits may result in permanent damage to the device.

Normal operation not guaranteed at these extremes.

- 1. Excluding RTIP and RRING, which must stay between -6 V and (RV++0.3) V.
- Transient currents of up to 100 mA will not cause SCR latch-up. TTIP, TRING, TV+ and TGND can withstand a continuous current of 100 mA.

Table 7: Recommended Operating Conditions

Parameter	Sym	Sym Min		Max	Units	Test Conditions
DC supply ¹	RV+, TV+	4.75	5.0	5.25	V	
Ambient operating temperature	TA	-40	25	85	°C	

1. TV+ must not exceed RV+ by more than 0.3 V.

Table 8: Digital Characteristics (Under Recommended Operating Conditions)

	portuning constitutions)							
Parameter	Sym	Min	Typ¹	Max	Units	Test Conditions		
High level input voltage ^{2,3} (pins 1-5, 10, 23-28)	VIH	2.0	_	_	V			
Low level input voltage ^{2,3} (pins 1-5, 10, 23-28)	VIL	-	-	0.8	v			
High level output voltage ^{2,3} (pins 6-8, 11, 12, 23, 25)	Von	2.4	-		v	Ιουτ = -400 μΑ		
Low level output voltage ^{2,3} (pins 6-8, 11, 12, 23, 25)	Vol	_	_	0.4	V	Іоит = 1.6 mA		
Input leakage current	ILL	-10		+10	μА			
Three-state leakage current 2 (pin 25)	I3L	-10	-	+10	μА			
Total power dissipation 4	PD	-	620	_	mW	100% ones density		
						& maximum line		
						length @ 5.25 V		

- 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
- 2. Functionality of pins 23 and 25 depends on mode. See Host / Hardware Mode descriptions.
- 3. Output drivers will output CMOS logic levels into CMOS loads.
- 4. Power dissipation while driving $25\,\Omega$ load over operating temperature range. Includes device and load. Digital input levels are within 10% of the supply rails and digital outputs are driving a 50 pF capacitive load.



LXT305 Integrated T1/E1 Short-Haul Transceiver with Transmit Jitter Attenuation

Table 9: Analog Characteristics (Under Recommended Operating Conditions)

Parameter		Min	Typ¹	Max	Units	Test Conditions
AMI Output Pulse Amplitudes	T1	2.4	3.0	3.6	V	measured at the DSX
	El ·	2.7	3.0	3.3	V	measured at line side
Recommended Output Load at T	TIP and TRING	-	25	-	Ω	
Jitter added by the transmitter ²	10 Hz - 8 kHz	-	-	0.01	UI	
·	8 kHz - 40 kHz	-	-	0.025	UI	
	10 Hz - 40 kHz	-	_	0.025	UI	
İ	Broad Band	_	_	0.05	UI	
Sensitivity below DSX	(0 dB = 2.4 V)	13.6	_	-	dB	
		500	_	_	mV	
Loss of Signal threshold		-	0.3	_	V	
Data decision threshold	T1	63	70	77	%peak	
	E1	43	50	57	% peak	
Allowable consecutive zeros bef	ore LOS	160	175	190	l –	
Input jitter tolerance 10 kH	z - 100 kHz	0.4	_	-	UI	
Jitter attenuation curve corner fre	equency 3	<u> </u>	3	_	Hz	

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

^{2.} Input signal to TCLK is jitter-free.


^{3.} Circuit attenuates jitter at 20 dB/decade above the corner frequency.

Table 10: LXT305 Receive Timing Characteristics (See Figure 6)

Parameter		Sym	Min	Typ¹	Max	Units	Test Conditions
Receive clock duty cycle 2	T1	RCLKd	40	50	60	%	
	E1	RCLKd	40	50	60	%	
Receive clock pulse width 2	T1	tpw	594	648	702	ns	· · · · · · · · · · · · · · · · · · ·
	E1	tpw	447	488	529	ns	
Receive clock pulse width	T1	tpwH	_	324	_	ns	
High	E1	tрwн	_	244	-	ns	
Receive clock pulse width	Tl	tpwl	270	324	378	ns	
Low	E1	tpwl	203	244	285	ns	
RPOS / RNEG to RCLK	T1	tsur	50	270	_	ns	
rising setup time	E1	tsur	50	203	_	ns	
RCLK rising to RPOS/	T1	thr	50	270	_	ns	
RNEG hold time	EI	thr	50	203	_	ns	

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Figure 6: LXT305 Receive Clock Timing Diagram





^{2.} RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Max and Min RCLK duty cycles are for worst case jitter conditions (0.4 UI clock displacement for 1.544 MHz, 0.2 UI clock displacement for 2.048 MHz).

Table 11: LXT305 Master Clock and Transmit Timing Characteristics (See Figure 7)

Parameter		Sym	Min	Typ¹	Max	Units	Test Conditions	
Master clock frequency	T1	MCLK		1.544	-	MHz	- Company de la	
	E1	MCLK		2.048	_	MHz		
Master clock tolerance		MCLKt	_	±100	_	ppm		
Master clock duty cycle		MCLKd	40	-	60	%		
Crystal frequency	T1	fc	-	6.176	-	MHz		
	E1	fc	-	8.192	_	MHz		
Transmit clock frequency	T1	TCLK	_	1.544	_	MHz		
	El	TCLK		2.048	-	MHz		
Transmit clock tolerance		TCLKt	_	-	±50	ppm		
Transmit clock duty cycle		TCLKd	10	_	90	%		
TPOS/TNEG to TCLK setup time		tsur	25	_		ns		
TCLK to TPOS/TNEG Hold time		t нт	25	_	_	ns		
1. Typical figures are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.								

Typical figures are at 25 °C and are for design aid only; not guaranteed and not subject to production testing

Figure 7: LXT305 Transmit Clock Timing Diagram




Table 12: LXT305 Serial I/O Timing Characteristics (See Figures 8 and 9)

Parameter	Sym	Min	Typ¹	Max	Units	Test Conditions	
Rise/Fall time - any digital output	trf	-	-	100	ns	Load 1.6 mA, 50 pF	
SDI to SCLK setup time	toc	50	-	-	ns		
SCLK to SDI hold time	tсон	50	-	-	ns	······································	
SCLK low time	tcl	240	-		ns		
SCLK high time	tсн	240	-	-	ns		
SCLK rise and fall time	tr, tf	-	-	50	ns		
CS to SCLK setup time	tcc	50	-	-	ns		
SCLK to CS hold time	tссн	50	-	-	ns	, and the same of	
CS inactive time	tcwn	250	-	-	ns		
SCLK to SDO valid	tcdv	-	-	200	ns		
SCLK falling edge or \overline{CS} rising edge to SDO high Z	tcdz	-	100		ns		
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.							

Figure 8: LXT305 Serial Data Input Timing Diagram




Figure 9: LXT305 Serial Data Output Timing Diagram

