LXT324

T1/E1 Integrated Quad Receiver

General Description

The LXT324 is a fully integrated quad PCM receiver for both North American 1.544 MHz (T1), and European 2.048 MHz (E1) applications. It incorporates four independent receivers in a single 28-pin DIP or PLCC. The operating frequency is pin selectable.

The LXT324 receiver performs data and timing recovery, and uses peak detection and a variable threshold to reduce impulsive noise. LXT324 receiver sensitivity down to 500 mV allows for up to 13.6 dB of attenuation.

The LXT324 is an advanced double-poly, double-metal CMOS device and requires only a single 5-volt power supply.


Applications

- · High-density T1/E1 line cards
- · DSX-1/E1 test equipment
- DSX-1/E1 line monitoring
- DSX-1/E1 receive line interface


Features

- · 4 independent DSX-1/E1 receivers
- · Circuit functions include data and clock recovery
- Single Master Clock input
- Meets or exceeds AT&T PUB 62411 requirements for input jitter tolerance
- Unipolar RPOS and RNEG outputs
- Minimum receive signal of 500 mV
- Selectable slicer levels (DSX-1/CEPT) to provide improved SNR
- Single 5 V only CMOS technology
- Available in 28-pin DIP and PLCC

Figure 1: Block Diagram







Pin Descriptions

<u> </u>	Pin Descriptions										
	n# PLCC	Sym I/O		Name	Description						
1	2	Positive Data n			Receiver 1 data outputs. A signal on RNEG1 corresponds to receipt of a negative pulse on RTIP1 and RRING1. A signal on RPOS1 corresponds to receipt of a positive pulse on RTIP1 and RRING1. RNEG1 and						
2	3	RNEG1	0	Receiver 1 Negative Data	RPOS1 outputs are Non-Return-to-Zero (NRZ). Both outputs are stable and valid on the rising edge of RCLK1.						
3	4	RCLK1	0	Recovered Clock 1	This is the clock recovered from the signal received at RTIP1 and RRING1.						
4	5	RPOS2	0	Receiver 2 Positive and							
5	6	RNEG2	0	Negative Data and Recovered	These are the data and clock outputs recovered from the signal received at RTIP2 and RRING2.						
6	7	RCLK2	0	Clock	KTIF2 and KKNO2.						
7	8	N/C	•	N/C	No connection.						
8	9	RPOS3	0	Receiver 3 Positive and	These are the data and clock outputs recovered from the signal received at						
9	10	RNEG3	0	Negative Data and Recovered	RTIP3 and RRING3.						
10	11	RCLK3	0	Clock							
11	12	RPOS4	0	Receiver 4 Positive and	These are the data and clock outputs recovered from the signal received at						
12	13	RNEG4	0	Negative Data and Recovered	RTIP4 and RRING4.						
13	14	RCLK4	0	Clock							
14	15	GND		Ground	Ground.						
15	16	MCLK	I	Master Clock	A 1.544 MHz or 2.048 MHz clock input used to generate internal clocks. Upon loss of signal, the RCLKs are derived from MCLK.						



Pin Descriptions continued

	in # PLCC	Sym	VO	Name	Description
16	17	MODE	I	Mode Select	Setting MODE to logic 1 sets the data slicer thresholds to 50% of the incoming signal (CEPT mode). Setting MODE to logic 0 sets the data slicer thresholds to 70% of the incoming signal (DSX-1 mode). The Mode Select operates independently from the MCLK rate. This allows the 50% slicer ratio to be used with a 1.544 MHz MCLK, for improved sensitivity.
17	18	RTIP4	I	Receiver 4 Tip	The AMI signal received from the fourth twisted-pair line is applied at
18	19	RRING4	I	Receiver 4 Ring	these pins. A center-tapped, center-grounded transformer is required on these pins. Data and clock from the signal applied at these pins are recovered and output on the RPOS4/RNEG4, and RCLK4 pins.
19	20	N/C	-	N/C	No connection. Must be grounded to reduce crosstalk.
20	21	RTIP3	I	Receiver 3 Tip and Ring	The AMI signal received from the third twisted-pair line is applied to the LXT324 at these pins.
21	22	RRING3	I		•
22	23	N/C	-	N/C	No connection. Must be grounded to reduce crosstalk.
23	24	RŢIP2	I	Receiver 2 Tip	The AMI signal received from the second twisted-pair line is applied to
24	25	RRING2	ī	and Ring	the LXT324 at these pins.
25	26	N/C	-	N/C	No connection. Must be grounded to reduce crosstalk.
26	27	RTIP1	I	Receiver 1 Tip	The AMI signal received from the first twisted-pair line is applied to
27	28	RRING1	I	and Ring	the LXT324 at these pins.
28	1	vcc	I	Power Supply	+5 VDC power supply.

Absolute Maximum Ratings*

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• Supply voltage V_{cc} -0.3V to 6V

• Voltage on any I/O pin¹ V_{VO} GND -0.3V to V_{CC} +0.3V

• Current on any I/O pin² I_{NO} ±10 mA • Package power dissipation P_D 1 W

• Storage temperature T_{ST} -65 °C (min) to 150 °C (max)

 1 Excluding RTIP and RRING which must stay within -6V to RV + 0.3V. 2 Transient currents of up to 100 mA will not cause SCR latch-up.

Recommended Operating Conditions (Voltages are with respect to ground unless otherwise stated)

Parameter	Sym	Min	Тур	Max	Units
Supply voltage	v _{cc}	4.75	5	5.25	V
Operating Temperature	T _{OP}	-40	. •	85	°C



LXT324 T1/E1 Integrated Quad Receiver

DC Electrical Characteristics (Clocked operation over recommended temperature and power supply ranges.)


Parameter	Sym	Min	Тур	Max	Units	Test Conditions
Supply current	I _{cc}	-	-	40	mA	
Input high voltage	V _{IH}	2.0	-	-	V	Digital inputs
Input low voltage	V _{IL}	-	-	0.8	V	Digital inputs
Output high voltage	V _{oh}	2.4	-	-	V	I _o =.4mA
Output low voltage	V _{oL}	-	-	0.4	V	I _o =1.6mA
Input leakage current	I _{LL}	-	-	± 10	μА	Digital inputs
Output current	I _o	-	-	1.6	mA	V _o = 0.4 V
Output Rise/Fall time	T _{RF}	-	-	25	ns	15 pF load

Master and Receive Clock Timing Characteristics (See Figure 2)

Parameter	Sym	Min	Typ¹	Max	Units	Test Conditions	
Master clock frequency	DSX-1	MCLK	-	1.544	-	MHz	
	СЕРТ	MCLK	-	2.048	-	MHz	
Master clock tolerance		MCLKt	-	±100	-	ppm	
Master clock duty cycle		MCLKd	40	50	60	%	
Receive clock duty cycle	RCLKd	40	50	60	%		
Receive clock pulse width	DSX-1	t _{PW}	270	324	378	ns	
	СЕРТ	t _{rw}	203	244	285	ns	
RPOS / RNEG to RCLK	DSX-1	t _{sur}	50	270	-	ns	
rising setup time CEPT		t _{sur}	50	203	-	ns	
RCLK rising to RPOS / DSX-1		t _{HR}	50	270	-	ns	
RNEG hold time CEPT		t _{hr}	50	203	-	ns	
Rise/fall time - any digital o	t _{RF}	-	-	25	ns	15 pF load	

¹Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 2: Clock Timing Diagram





Functional Description

The LXT324 is a fully integrated PCM receiver for both 1.544 MHz (DSX-1) and 2.048 MHz (CEPT) applications. The mode of operation is set by the MCLK frequency and the MODE pin logic level. The LXT324 is a low-power CMOS device which operates from a single +5 V power supply.

Figure 1 is a simplified block diagram of the LXT324. Receiver characteristics are listed in Table 1. The signal is received from the twisted-pair line on each side of a centergrounded transformer. (Positive pulses are received at RTIP and negative pulses are received at RRING.) This differential signal is processed through the peak detector and data slicers. The peak detector samples the inputs and determines the maximum value of the received signal. A percentage of the peak value is provided to the data slicers as a threshold level to ensure optimum signal-to-noise ratio. For DSX-1 applications (MODE Select = 0) the threshold is set to 70% of the peak value. This threshold is maintained above 65% for up to 15 successive zeros over the range of specified operating conditions. For CEPT applications (MODE Select = 1) the threshold is set to 50 %. The slicer threshold is maintained through a capacitive storage arrangement and a combination of Refresh and Bleed-off circuitry. This design balance prevents the refresh circuitry from driving the threshold too high, while ensuring that it is maintained over long strings of successive zeros.

The LXT324 is capable of accurately recovering signals with up to 13.6 dB of attenuation (from 2.4 V), corresponding to a received signal level of 500 mV. Maximum cable length is 1500 feet of ABAM cable (approximately 6 dB). Regardless of received signal level, the peak detectors are held above a minimum level of 0.15 V to provide immunity from impulsive noise.

After processing through the data slicers, the received signal is routed to the data and clock recovery sections. Recovered clock signals are supplied to the data latch. The recovered data is synchronized with the recovered clock (RCLK), then output at RNEG and RPOS. RPOS and RNEG outputs are valid on the rising edge of RCLK.

Line Interface

The LXT324 interfaces with four twisted-pair lines (one twisted-pair for each receiver) through standard pulse transformers and appropriate resistors. Recommended transformer characteristics are listed in Table 2.

Table 1: Receiver Characteristics

Paramete	Sym	Min	Typ¹	Max	Units	
Slicer ratio	DSX-1	SRd	63	70	77	%
	СЕРТ	SRc	43	50	57	%
Dynamic range	DR	0.50	_	3.6	Vpeak	
Undershoot	T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-	US	***************************************	. –	62	%
Sensitivity below DSX	_	13.6	_	_	dB	
(0dB = 2.4V)	-	500	_	_	mV	

Table 2: Recommended Transformer Characteristics

Parame	eter	1:1:1	1:2:2	Units	
DC resistance Primary		1.0 maximum	1.0 maximum	Ω	
	Secondary	1.0 maximum	2.0 maximum	Ω	
Primary inductance		1.2 typical	0.5 minimum	mH	
Leakage inductance		0.5 maximum	1.0 maximum	μН	
Interwinding capaci	tance	25 maximum	40 maximum	pF	

¹ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.



Applications

The LXT324 is compatible with both DSX-1 and CEPT systems. Low +5 V only power consumption simplifies design considerations where multiple receivers are required. The LXT324 is well suited for use in both test equipment and monitor applications. The primary difference in circuit design for these two applications is the input transformer. The typical DSX-1 pulse seen in test equipment applications

requires a 1:1:1 transformer at the receiver input. The attenuated pulse seen in monitor applications may require a 1:2:2 transformer to boost the input signal. Figure 3 is a typical 1.544 MHz DSX-1 application. The LXT324 is shown tapped into the Cross Connect frame with $800~\Omega$ resistors across each leg of the center tapped, center grounded 1:2:2 step-up transformer.

Figure 3: Test / Monitor Equipment Application Diagram

