

National Semiconductor

DS7831/DS8831/DS7832/DS8832 Dual TRI-STATE® Line Driver

General Description

Through simple logic control, the DS7831/DS8831, DS7832/DS8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DS7832/DS8832 does not have the V_{CC} clamp diodes found on the DS7831/DS8831.


The DS7831 and DS7832 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The DS8831 and DS8832 are specified for operation over the 0°C to $+70^{\circ}$ C temperature range.

Features

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance—high drive capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation
- High impedance output state which allows many outputs to be connected to a common bus line

Connection and Logic Diagram

Dual-In-Line Package



Top View

TL/F/5800~1

Order Number DS8831N, DS8832J or DS8832N See NS Package Number J16A or N16A

For Complete Military 883 Specifications, See RETS Data Sheet. Order Number DS7831J/883, DS7831W/883, DS7832J/883 or DS7832W/883 See NS Package Number J16A or W16A

Truth Table (Shown for A Channels Only)

"A" Output Disable		Differential/ Single-Ended Mode Control		input A1	Output A1	Input A2	Output A2	
0	0	0	0	Logical "1" or Logical "0"	Same as Input A1	Logical "1" or Logical "0"	Same as Input A2	
0	0	X 1	1 X	Logical "1" or Logical "0"	Opposite of Input A1	Logical "1" or Logical "0"	Same as Input A2	
1 X	X 1	×	х	x	High Impedance State	х	High Impedance State	

X = Don't Care

Abso	lute M	laxi	mum R	atings	Note	1)
lf Milita	ry/Aeros	pace	specified	devices	are rec	quired,
please	contact	the	National	Semicon	ductor	Sales
Office/I	Distributo	rs for	availabilit	y and sp	ecificati	ions.

7V Supply Voltage Input Voltage 5.5V

Output Voltage 5.5V Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 4 sec.)

Maximum Power Dissipation* at 25°C

1433 mW Cavity Package Molded Package

1362 mW *Derate cavity package 9.6 mW/°C above 25°C; derate molded package 10.9 mW/°C above 25°C.

Operating Conditions					
•	Min	Max	Units		
Supply Voltage (V _{CC})					
DS7831/DS7832	4.5	5.5	٧		
DS8831/DS8832	4.75	5.25	٧		
Temperature (T _A)					
DS7831/DS7832	-55	+ 125	°C		
DS8831/DS8832	0	+70	°C		

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V _{IH}	Logical "1" Input Voltage	V _{CC} = Min			2.0			٧
V _{IL}	Logical "0" Input Voltage	V _{CC} = Min					0.8	٧
V _{OH}	Logical "1" Output Voltage	DS7831/DS7832		$I_{O} = -40 \text{ mA}$	1.8	2.3		٧
			V - M:-	$I_{O} = -2 \text{ mA}$	2.4	2.7		٧
		DS8831/DS8832	V _{CC} = Min	$I_O = -40 \text{mA}$	1.8	2.5		٧
				$I_O = -5.2 \text{mA}$	2.4	2.9		٧
V _{OL}	Logical "0" Output Voltage	DS7831/DS7832		I _O = 40 mA		0.29	0.50	V
			14 1.4 :	I _O = 32 mA			0.40	٧
	,	DS8831/DS8832	V _{CC} = Min	I _O = 40 mA		0.29	0.50	٧
				I _O = 32 mA			0.40	٧
liH	Logical "1" Input Current	V _{CC} = Max	DS7831/DS7832	, V _{IN} = 5.5V			. 1	·mA
			DS8831/DS8832	, V _{IN} = 2.4V			40	μA
I _{IL}	Logical "0" Input Current	V _{CC} = Max, V _{IN} =	= 0.4V			-1.0	-1.6	mΑ
lop	Output Disable Current	V _{CC} = Max, V _O =	2.4V or 0.4V		-40		40	μΑ
Isc	Output Short Circuit Current	V _{CC} = Max, (Note	e 4)		40	-100	- 120	mA
lcc	Supply Current	V _{CC} = Max in TR	I-STATE			65	90	mA
V _{CLI}	Input Diode Clamp Voltage	V _{CC} = 5.0V, T _A =	= 25°C, I _{IN} = -12	mA.			-1.5	٧
V _{CLO}	Output Diode Clamp Voltage	V _{CC} = 5.0V, T _A = 25°C	$I_{OUT} = -12 \text{ mA}$	DS7831/DS8831 DS7832/DS8832			1.5	٧
			I _{OUT} = 12 mA	DS7831/DS8831			V _{CC} + 1.5	٧

260°C

t_{H0}

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0}	Propagation Delay to a Logical "0" from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs			13	25	ns
t _{pd1}	Propagation Delay to a Logical "1" from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs	·		13	25	ns
t _{1H}	Delay from Disable Inputs to High Impedance State (from Logical "1" Level)	(See <i>Figures 4</i> and <i>5</i>)		6	12	ns
^t oн	Delay from Disable Inputs to High Impedance State (from Logical "0" Level)	·		14	22	ns
t _{H1}	Propagation Delay from Disable Inputs to Logical "1" Level (from High Impedance State)			14	22	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS7831 and DS7832 and across the 0°C to $+70^{\circ}$ C range for the DS8831 and DS8832. All typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 5V$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltage referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Applies for $T_A = 125^{\circ}C$ only. Only one output should be shorted at a time.

Propagation Delay from Disable Inputs to Logical "0" Level (from High

Impedance State)

Mode of Operation

To operate as a quad single-ended line driver apply logical "0"s to the output disable pins (to keep the outputs in the normal low impedance mode) and apply logical "0"s to both Differential/Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver apply logical "0"s to the Output Disable pins and apply at least one logical "1" to the Differential/Single-ended Mode Control inputs.

The inputs to the A channels should be connected together and the inputs to the B channels should be connected together.

In this mode the signals applied to the resulting inputs will pass non-inverted on the A_2 and B_2 outputs and inverted on the A_1 and B_1 outputs.

When operating in a bus-organized system with outputs tied directly to outputs of other DS7831/DS8831's, DS7832/DS8832's (Figure 1), all devices except one must be placed


in the "high impedance" state. This is accomplished by ensuring that a logical "1" is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state. A NOR gate was purposely chosen for this function since it is possible with only two DM5442/DM7442, BCD-to-decimal decoders, to decode as many as 100 DS7831/DS8831's, DS7832/DS8832's (Figure 2).


18

27

ns


The unique device whose Disable inputs receive two logical "0" levels assumes the normal low impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical "0" to logical "1" state. The other outputs—in the high impedance state—take only a small amount of leakage current from the low impedance outputs. Since the logical "1" output current from the selected device is 100 times that of a conventional Series 54/74 device (40 mA vs. 400 µA), the output is easily able to supply that leakage current for several hundred other DS7831/DS8831's, DS7832/DS8832's and still have available drive for the bus line (Figure 3).






7-41


Typical Performance Characteristics



TL/F/5800-5


Typical Performance Characteristics (Continued)






TL/F/5800-6

Switching Time Waveforms




Amplitude = 3.0V

Frequency = 1.0 MHz, 50% duty cycle $t_f = t_f \le ns (10\% to 90\%)$



ACTUAL OUTPUT 11M O.SV

TL/F/5800-7



THEFUT 1.5V


TL/F/5800-8

FIGURE 4

^tH1

7-43

http://www.national.com



Symbol	Switch S1	Switch S2	CL
t _{pd1}	closed	closed	50 pF
t _{pd0}	closed	closed	50 pF
t _{он}	closed	ciosed	*5 pF
t _{1H}	closed	closed	*5 pF
t _{H0}	closed	open	50 pF
t _{H1}	open	closed	50 pF

Jio capacitance

FIGURE 5