

LXT917/916

Multi-Port Hub Repeaters

General Description

The LXT917/916 is a fully manageable, 12-port Ethernet repeater. Using mixed-signal technology, this single IC provides direct support for RMON and for the Repeater MIB using on-chip 32-bit counters. A high-speed serial management interface provides complete control over all device operations as well as access to the counters. An inter-repeater backplane allows multiple devices to be cascaded into a single logical repeater. This backplane has been specifically designed to aid in the development of systems with multiple modules, for stackable- and modular-hub applications.

The LXT917/916 provides twelve 10BASE-T ports, a reversible 10BASE-5 port (AUI), and a 7-pin MAC Interface. All 10BASE-T ports are outfitted with integrated filters. The reversible AUI port can function either as a DTE or as a MAU.

The LXT916 is an eight-port version of the LXT917 with all the same functionality.

Features

- Eight or twelve 10BASE-T ports with Integrated Filters
- Hardware assist for RMON and the Repeater MIB
- Reversible AUI port
- Cascadable digital backplane
- 7-pin MAC interface supports bridging and advanced management applications
- High-speed serial management interface
- Two address-tracking registers per port
- Source Address matching function
- 208-pin PQFP
- 0-70°C Temperature Range

Applications

- Manageable 10 Mbit repeaters and router/hub applications
- Remote access systems

LXT917/916




TABLE OF CONTENTS

PIN ASSIGNMENTS AND SIGNAL DESCRIPTIONS	3-54
FUNCTIONAL DESCRIPTION.....	3-62
Introduction	3-62
10BASE-T Ports	3-62
AUI Port.....	3-62
Inter-Repeater Backplane.....	3-62
7-pin MAC Interface.....	3-62
Serial Management Interface	3-62
Management Support.....	3-62
Source Address Management Functions	3-62
LED Interface.....	3-62
Requirements.....	3-64
Power	3-64
Clock Signal.....	3-64
RBIAS Pin.....	3-64
Reset Signal	3-64
External PROM.....	3-64
Chip Identification	3-64
MMSTRIN & MMSTROUT Signals.....	3-64
Repeater Operation.....	3-64
Exception Conditions	3-64
Port Functions	3-66
LED Functions.....	3-68
Serial LEDs.....	3-68
Activity and Collision LEDs (global).....	3-68
IRB Operation	3-69
Data Handling.....	3-69
Collision Handling.....	3-69
MAC IRB Access	3-69
IRB Isolation	3-69
MMSTRIN / MMSTROUT	3-69
Serial Management Interface.....	3-71
Serial Clock	3-71
Serial Data I/O.....	3-71
Management Format	3-71
Address Arbitration.....	3-73
Address Re-arbitration.....	3-73
Source Utility Functions	3-74
Source Address Tracking Function.....	3-74
Source Address Matching Function.....	3-74

APPLICATION INFORMATION	3-75
Magnetics Information	3-75
Layout Requirements	3-75
Twisted-Pair Interface	3-75
RBIAS Pin	3-75
Typical Application Circuitry	3-75
TEST SPECIFICATIONS	3-79
Absolute Maximum Ratings	3-79
Operating Conditions	3-79
I/O Electrical Characteristics	3-79
10BASE-T Electrical Characteristics	3-80
AUI Electrical Characteristics	3-80
IRB Electrical Characteristics	3-81
Repeater Timing Characteristics	3-81
MAC Interface Transmit Timing Characteristics	3-82
MAC Interface Transmit Timing	3-82
MAC Interface Receiving Timing	3-83
MAC Interface Receive Timing Characteristics	3-83
MACACTIVE Timing (MAC to IRB Interface)	3-83
MACACTIVE Delays - MAC/IRB Interface Characteristics	3-83
Serial Management Interface Timing Characteristics	3-84
REGISTER DEFINITIONS	3-85
Counter Registers	3-85
Port Counter Registers	3-86
Interface Counter Registers	3-87
Port Counters for the 7-pin MAC Interface	3-88
Ethernet Address Registers	3-89
Port Address Tracking Registers	3-89
Authorized Port Address Registers	3-90
Search Registers	3-90
Control and Status Registers	3-91
General Port Control Registers	3-91
Interrupt Status Register	3-92
Port Status Registers	3-92
AUI Control and Status Registers	3-93
Authorization and LED Control Registers	3-94
Configuration Registers	3-95
REVISION HISTORY	3-98

PIN ASSIGNMENTS AND SIGNAL DESCRIPTIONS

Figure 1: LXT917QC and LXT916QC Pin Assignments

Pin	Signal	Pin	Signal
52	SERCLK	208	N/C
51	GND	207	N/C
50	VCC	206	N/C
49	STX	205	TROFS
48	STX	204	VCC
47	MG_PRESNT	203	AUICIN
46	MG_CONFIG	202	AUICP
45	N/C	201	AUIDIN
44	N/C	200	AUIDIP
43	N/C	199	AUIDON
42	MASTRIN	198	AUIDOP
41	N/C	197	GND
40	N/C	196	VCC
39	N/C	195	GND
38	MASTRROUT	194	VCC
37	N/C	193	GND
36	N/C	192	GND
35	N/C	191	VCC
34	N/C	190	RBIAS
33	N/C	189	VCC
32	N/C	188	GND
31	N/C	187	N/C
30	N/C	186	RXC
29	N/C	185	N/C
28	N/C	184	RXD
27	N/C	183	N/C
26	N/C	182	CRS
25	N/C	181	COL
24	N/C	180	TXE
23	N/C	179	TXD
22	N/C	178	N/C
21	IRCLK	177	TXC
20	ISOLATE	176	GND
19	IRDAT	175	LEDDAT
18	IREN1A	174	VCC
17	IREN1B	173	LEDCLK
16	VCC	172	ACT_LED
15	N/C	171	COL_LED
14	N/C	170	VCC
13	N/C	169	VCC
12	IRCFSEF	168	GND
11	N/C	167	GND
10	N/C	166	N/C
9	N/C	165	N/C
8	IRCOLFP	164	N/C
7	N/C	163	GND
6	N/C	162	N/C
5	N/C	161	N/C
4	WCOL	160	N/C
3	VCC	159	N/C
2	GND	158	GND
1	CLK20	157	TPDIP1
105	TPDIP12*	106	TPDON12*
104	TPDIP11*	107	TPDON11*
103	GND	108	GND
102	TPDON11*	109	TPDON11*
101	TPDON11*	110	TPDON11*
100	TPDIP11*	111	TPDON11*
99	TPDIP10*	112	TPDIP10*
98	TPDIP10*	113	TPDIP10*
97	TPDIP10*	114	TPDIP10*
96	TPDIP10*	115	TPDIP10*
95	TPDIP10*	116	TPDIP10*
94	VCC	117	VCC
93	TPDON9*	118	TPDON9*
92	TPDON9*	119	TPDON9*
91	TPDON9*	120	TPDON9*
90	TPDON9*	121	TPDON9*
89	TPDON9*	122	TPDON9*
88	TPDON9*	123	TPDON9*
87	TPDON9*	124	TPDON9*
86	TPDON9*	125	TPDON9*
85	GND	126	GND
84	TPDON7	127	TPDON7
83	TPDON7	128	TPDON7
82	TPDON7	129	TPDON7
81	TPDON7	130	TPDON7
80	TPDIP6	131	TPDIP6
79	TPDIP6	132	TPDIP6
78	TPDIP6	133	TPDIP6
77	TPDIP6	134	TPDIP6
76	VCC	135	VCC
75	TPDON5	136	TPDON5
74	TPDON5	137	TPDON5
73	TPDON5	138	TPDON5
72	TPDON5	139	TPDON5
71	TPDON5	140	TPDON5
70	TPDON5	141	TPDON5
69	TPDON5	142	TPDON5
68	GND	143	GND
67	TPDON3	144	TPDON3
66	TPDON3	145	TPDON3
65	TPDON3	146	TPDON3
64	TPDON3	147	TPDON3
63	TPDIP2	148	TPDIP2
62	TPDIP2	149	TPDIP2
61	TPDIP2	150	TPDIP2
60	TPDIP2	151	TPDIP2
59	TPDIP2	152	TPDIP2
58	VCC	153	VCC
57	TPDON1	154	TPDON1
56	TPDON1	155	TPDON1
55	TPDON1	156	TPDON1

LXT917QC
LXT916QC



* pin not connected on the LXT916QC

Table 1: Twisted-Pair Port Signal Descriptions

Pin	Symbol	Type	Description
155	TPDOP1	Analog Output	Twisted-Pair Data Outputs - Ports 1 through 8. These pins are the positive (TPDOP _x) and negative (TPDON _x) differential output pairs from the respective twisted-pair port line drivers.
154	TPDON1	Port 1	
151	TPDOP2	Analog Output	
152	TPDON2	Port 2	
146	TPDOP3	Analog Output	
145	TPDON3	Port 3	
142	TPDOP4	Analog Output	
143	TPDON4	Port 4	
137	TPDOP5	Analog Output	
136	TPDON5	Port 5	
133	TPDOP6	Analog Output	
134	TPDON6	Port 6	
128	TPDOP7	Analog Output	
127	TPDON7	Port 7	
124	TPDOP8	Analog Output	
125	TPDON8	Port 8	
157	TPDIP1	Analog Input	Twisted-Pair Data Inputs - Ports 1 through 8. These pins are the positive (TPDIP _x) and negative (TPDIN _x) differential input pairs to the respective twisted-pair ports.
156	TPDIN1	Port 1	
149	TPDIP2	Analog Input	
150	TPDIN2	Port 2	
148	TPDIP3	Analog Input	
147	TPDIN3	Port 3	
140	TPDIP4	Analog Input	
141	TPDIN4	Port 4	
139	TPDIP5	Analog Input	
138	TPDIN5	Port 5	
131	TPDIP6	Analog Input	
132	TPDIN6	Port 6	
130	TPDIP7	Analog Input	
129	TPDIN7	Port 7	
122	TPDIP8	Analog Input	
123	TPDIN8	Port 8	

LXT917/916 Multi-Port Hub Repeaters

Table 1: Twisted-Pair Port Signal Descriptions – continued

Pin	Symbol	Type	Description
119 118	TPDOP9 TPDON9	Analog Output Port 9	Twisted-Pair Data Outputs - Ports 9 through 12. These pins are the positive (TPDOP _x) and negative (TPDON _x) differential output pairs from the respective twisted-pair port line drivers. <i>LXT917 only. On the LXT916, these 8 pins must be left unconnected.</i>
115 116	TPDOP1 TPDON10	Analog Output Port 10	
110 109	TPDOP11 TPDON11	Analog Output Port 11	
106 107	TPDOP12 TPDON12	Analog Output Port 12	
121 120	TPDIP9 TPDIN9	Analog Input Port 9	
113 114	TPDIP10 TPDIN10	Analog Input Port 10	
112 111	TPDIP11 TPDIN11	Analog Input Port 11	
104 105	TPDIP12 TPDIN12	Analog Input Port 12	

Table 2: AUI Port Signal Descriptions

Pin	Symbol	Type ¹	Description
55	AUI_MODE	TTL Input PD	AUI Mode Select. Set to select operating mode as follows: Low = Normal Mode (DTE); High = Reverse Mode (MAU)
198 199	AUIDOP AUIDON	Analog Output	AUI Data Outputs. Positive and negative data outputs for the AUI port. In normal (DTE) mode, connect to pins 3 and 10 of the AUI D-connector. In reverse (MAU) mode, connect to pins 5 and 12 of the AUI D-connector.
200 201	AUIDIP AUIDIN	Analog Input	AUI Data Inputs. Positive and negative data inputs for the AUI port. In normal (DTE) mode, connect to pins 5 and 12 of the AUI D-connector. In reverse (MAU) mode, connect to pins 3 and 10 of the AUI D-connector.
202 203	AUICIP AUICIN	Tri-State, Analog, I/O	AUI Collision Inputs. In normal (DTE) mode these pins are the positive and negative collision inputs for the AUI port. In reverse (MAU) mode these pins are outputs.

¹ PD = Input contains pull-down

Table 3: Inter-Repeater Backplane Signal Descriptions

Pin	Symbol	Type ^{1,2,3}	Description ^{4,5}
17	IRDEN	Open-Drain Output	IRB Driver Enable. This output provides directional control for an external bi-directional transceiver ('245) used to buffer the IRBs in multi-module applications. It must be pulled up by 330 Ω resistors. When there are multiple devices on one module, tie all IRDEN outputs together. If IRDEN is tied directly to the DIR pin on a '245, attach the on-board IRDAT, IRCLK and IRENA signals to the "B" side of the '245, and connect the off-board signals to the "A" side of the '245.
18	IRENA	CMOS I/O Open Drain	Inter-Repeater Backplane Enable. This active Low output indicates carrier presence on the IRB. When the IRB is idle, a 330 Ω pull-up resistor pulls the IRENA output High. When there are multiple devices, tie all IRENA outputs together. This signal may be buffered between modules.
19	IRDAT	CMOS I/O Open Drain	IRB Data. This bidirectional signal carries data on the IRB. Data is driven and sampled on the rising edge of IRCLK. This signal must be pulled up by a 330 Ω resistor. Between modules, this signal can be buffered.
20	ISOLATE	Output	Isolate Enable. This output allows one LXT917/916 per module the ability to enable or disable an external bidirectional transceiver ('245). Attach the output to the Enable input of the '245. The output is driven High (disable) to isolate the IRB.
21	IRCLK	CMOS I/O TriState Schmitt Trigger #2	IRB Clock. This bi-directional, non-continuous, 10 MHz clock is recovered from received network traffic. During idle periods, this output is high-impedance. Schmitt triggering is used to increase noise immunity, therefore full rail-to-rail signals are required. Between modules, buffering may be used on this signal.
4	IRCOL	CMOS I/O Open Drain	IRB Collision. This output is driven Low to indicate that a collision has occurred. When there is no collision, a 330 Ω pull-up resistor (required) on the output pulls it High. This signal is intended only to be used between devices on the same module; it may not be buffered.
8	IRCOLBP	CMOS I/O Open Drain NC	IRB Collision-BackPlane. This active Low output has the same function as IRCOL, but is used between modules. Attach this signal only from the device with ChipID = 0 to the backplane or connector, without buffering. The output must be pulled up by one 330Ω resistor per system.
205	IRCFS	Analog, I/O	IRB Collision Force Sense. This three-state analog output indicates that a transmit collision has occurred when it is driven Low. It must be pulled up with a 680 Ω, 1% resistor. This signal is intended only to be used between devices on the same module; it may not be buffered.
<p>1. PU = Input contains pull-up. 2. PD = Input contains pull-down. 3. NC = No Clamp. Pad will not clamp input in the absence of power. 4. Even if the IRB is not used, required pull-up resistors must be installed as listed above. 5. Refer to Figure 13: Typical IRB Implementation.</p>			

LXT917/916 Multi-Port Hub Repeaters

Table 3: Inter-Repeater Backplane Signal Descriptions – continued

Pin	Symbol	Type ^{1,2,3}	Description ^{4,5}
12	IRCFSEBP	Analog I/O, N/C	IRB Collision Force Sense-BackPlane. This output has exactly the same function as IRCFS, but is used between modules. Attach this signal only from the device with ChipID = 0 to the backplane or connector, without buffering. This output must be pulled up by one 330 Ω , 1% resistor per system.
61	HOLDCOL	TTL Tri-state, I/O, PD	Hold Collision. This active High signal is driven by the device with ChipID = 0 to extend a non-local transmit collision to other devices on the same module. The HOLDCOL signals from different modules should NOT be attached together.
42	MMSTRIN	TTL Input, NC	Management Master In. The MMSTR daisy chain ensures that collisions will be counted correctly in multi-module applications. Attach the MMSTRIN input of each device to the MMSTROUT output of the previous device. Ground MMSTRIN of the first or only device.
38	MMSTROUT	Output, NC	Management Master Out. MMSTR daisy chain output. In hot-swap applications, a 1 k Ω - 3 k Ω resistor can be used as a by-pass between MMSTRIN and MMSTROUT.
66	MACACTIV	TTL Input, PD	MAC Active. This active High input allows external Ethernet controllers to directly drive the Inter Repeater Backplane. When the controller asserts MACACTIV, the LXT917/916 drives the IRCOL, IRCOLBP, IRCFS and IRCFSBP signals on behalf of the controller. If any of these inputs are unused, tie them to ground.
<p>1. PU = Input contains pull-up. 2. PD = Input contains pull-down. 3. NC = No Clamp. Pad will not clamp input in the absence of power. 4. Even if the IRB is not used, required pull-up resistors must be installed as listed above. 5. Refer to Figure 13. Typical IRB Implementation.</p>			

Table 4: MAC Interface Signal Descriptions

Pin	Symbol	Type ¹	Description
177	TXC	Output	Transmit Clock. This 10 MHz continuous output is derived from the 20 MHz input clock.
179	TXD	TTL Input, PD	Transmit Data. External controllers use this input to transmit data to the LXT917/916. The device samples TXD on the rising edge of TXC, when TXE is High.
180	TXE	TTL Input, PD	Transmit Enable External controllers drive this input High to indicate that data is being transmitted on the TXD pin. Tie this input Low if it is unused.
181	COL	Output	Collision. The LXT917/916 drives this signal High to indicate that a collision has occurred.
182	CRS	Output	Carrier Sense. The LXT917/916 drives this signal High to indicate that valid data is present on RXD.

LXT917/916 Pin Assignments and Signal Descriptions

Table 4: MAC Interface Signal Descriptions – continued

Pin	Symbol	Type ¹	Description
184	RXD	Output	Receive Data. The LXT917/916 transmits received data to the controller on this output. Data is driven on the falling edge of RXC.
186	RXC	Output	Receive Clock. This is a non-continuous 10 MHz clock that the LXT917/916 recovers from the network when traffic is actively being received.

¹ PD = Input contains pull-down.

Table 5: Serial Management Interface Signal Descriptions

Pin	Symbol	Type ¹	Description
46	RECONFIG	TTL Input, NC	Reconfigure. This input controls the driving of the clock signal on the high-speed serial management interface (SERCLK). When this input is High, the LXT917/916 drives SERCLK with a 625 kHz output. When this input is Low, SERCLK is an input to the LXT917/916. In addition, a Low-to-High transition on RECONFIG causes the LXT917/916 to drive 13 continuous 0's on the serial management bus, causing a re-arbitration to occur.
47	MG_PRSENT	TTL Input NC	Manager Present. This signal is sensed at power up. If it is High, it indicates that no local manager is present, and the 917 enables all ports and sets all LEDs to operate in "hardware mode". If it is Low, indicating that a manager is present, the 917 disables all ports, pending control of network manager.
48	SRX	TTL Input	Serial Receive. Receive data input for high-speed serial management interface. Must be tied to STX externally. SRX is sampled on the rising edge of SERCLK.
49	STX	Open Drain Output	Serial Transmit. Transmit data output for high-speed serial management interface. Must be tied to SRX externally. Data transmitted on STX is compared with data received on SRX. In the event of a mismatch, STX is put in the high impedance state. STX is driven on the falling edge of SERCLK.
52	SERCLK	Tri-State TTL Output	Serial Clock. Clock for serial management interface. Depending on RECONFIG, this pin is either a 625 kHz output or a 0 to 1 MHz input.

¹ NC = No Clamp. Pad will not clamp input in the absence of power.

Table 6: LED Signal Descriptions

Pin	Symbol	Type ¹	Description
171	COL_LED	Open-Drain Output, PU	Collision LED Driver. This output provides up to 10 mA of sink current.
172	ACT_LED	Open-Drain Output, PU	Activity LED Driver. This output provides up to 10 mA of sink current.
173	LED_CLK	Output	LED Clock. Clock for LED serial data output.
175	LED_DAT	Output	LED Data. Serial data output for LED data.

¹ PU = Pad contains pull-up.

Table 7: PROM Interface Signal Descriptions

Pin	Symbol	Type ¹	Description
76	PROM_CLK	TTL Input, Tri-State Output	PROM Clock. 1 MHz clock for reading PROM data.
77	PROM_CS	Tri-State Output, PD	PROM Chip Select.
68	PROM_OUT	Tri-State Output, PD	PROM Data Output.
69	PROM_IN	TTL Input	PROM Data Input. If a PROM is not used, this input can be tied Low or High.
1. PD = Input contains pull-down.			

Table 8: Power Supply and Indication Signal Descriptions

Pin	Symbol	Type	Description
3, 16, 50, 86, 87, 88, 91, 92, 103, 117, 135, 153, 169, 170, 174, 189, 191, 194, 196, 204	VCC	Power	Power Supply Inputs. Each of these pins must be connected to a common +5 VDC power supply. A de-coupling capacitor to digital ground should be supplied for every one of these pins.
2, 27, 51, 85, 89, 90, 93, 94, 108, 126, 144, 158, 163, 167, 168, 176, 188, 192, 193, 195, 197	GND	Power	Ground. Connect each of these pins to digital ground. Note: the LXT917/916 does NOT require separate digital and analog grounds.
190	RBIAS	Analog	RBias. Connect this pin to ground through a 22 k Ω , 1% resistor. Note: Do NOT route any other signals near or around this resistor.
78	RPS_PRSENT	TTL Input	Redundant Power Supply. Active High input indicates presence of redundant power supply. The state of this input and the RPS_FAULT input is reflected in the RPS LED bit in the serial LED output (refer to Tables 10 and 11). Tie Low if not used.
79	RPS_FAULT	TTL Input	Redundant Power Supply Fault. Active Low input indicates redundant power supply fault. Tie High if not used.

Table 9: Miscellaneous Signal Descriptions

Pin	Symbol	Type ^{1,2,3}	Description
1	CLK20	CMOS Input, Schmitt Trigger #1	20 MHz System Clock. Drive with CMOS levels.
62	SER_MATCH	Output	Hub ID Match. Active High. The device with Chip ID = 0 asserts this signal whenever it detects a message on the serial bus which matches the local Hub ID.
71	ARBSELECT	TTL Input, PU	Arbitration Select. If this pin is pulled Low, arbitration mechanism #1 is disabled; only arbitration mechanism #2 will be available. If this pin is pulled High, both mechanisms will be enabled. If arbitration mechanism #1 is enabled, the device with ChipID = 0 will transmit an "Arbitration Request" message every 2-3 ms on the serial management interface until a Hub ID is assigned.
72 73	DEVTYPE1 DEVTYPE2	TTL Input, PD TTL Input, PU	Device Type 1 and 2. Set to identify product type as follows: For LXT916: DEVTYPE1 = Low; DEVTYPE2 = Low. For LXT917: DEVTYPE1 = Low; DEVTYPE2 = High.
80	ARBIN	Tri-State Input, PD, NC	Arbitration In/Out. Daisy chain hub ID arbitration mechanism #2. If used, tie ARBIN to ARBOUT of the previous device, and to ground of the first/only device. If unused, tie ARBIN High.
81	ARBOUT	Output, NC	
82 83 84	CHIPID2 CHIPID1 CHIPID0	TTL Input	Chip ID. These pins assign unique Chip IDs to as many as eight devices on a single module. One device on each module must be assigned Chip ID=0.
102	RESET	CMOS Input, Schmitt Trigger #1, PU, NC	Reset. This active Low input causes internal circuits and state machines to reset, but does not affect counters or address tracking registers. On power-up, devices should not be brought out of reset until the power supply has stabilized and reached 4.5 volts. When there are multiple devices, it is recommended that all be supplied by a common reset that is driven by an 'LS14 or similar device.
74	RESERVED	-	Reserved. Reserved for future application development. <i>Leave this pin unconnected.</i>
5, 6, 7, 9-11, 13-15, 22-26, 28-37, 39-41, 43-45, 53, 54, 56-60, 63-65, 67, 70, 75, 95- 101, 159-162, 164-166, 178, 183, 185, 187, 206-208	N/C	-	No Connects. <i>Leave these pins unconnected.</i>
<p>1. PU = Input contains pull-up. 2. PD = Input contains pull-down. 3. NC = No Clamp. Pad will not clamp input in the absence of power.</p>			

FUNCTIONAL DESCRIPTION

Introduction

The LXT917/916 is ideally suited for managed 10 Megabit Ethernet repeater solutions. This device furnishes a complete 12-port repeater with built-in support for RMON and the Repeater MIB. The LXT917/916 supplies 10BASE-T Ethernet ports with integrated filters, a reversible AUI port, and a 7-pin MAC Interface. In addition, the device furnishes an Inter Repeater Backplane (IRB) and a serial management interface, both of which support multiple devices for cascaded repeater applications. The LXT916 is identical to the LXT917 except that it provides 8 10BASE-T ports, not 12. *Unless specifically noted, all references to the LXT917 also apply to the LXT916.*

10BASE-T Ports

The LXT917 provides 10BASE-T ports with integrated filters. Level One's patented filter technology helps facilitate low-cost systems which meet EMI requirements.

AUI Port

The LXT917 provides a reversible AUI interface that can function either as a DTE or as a MAU. When this interface functions as a MAU, it supports remote-office and embedded-hub applications (such as file servers) by allowing integration of the LXT917 to existing PHY interfaces. The mode of operation is selected externally through the AUI_MODE pin. Refer to Table 2 for AUI port pin assignments and signal descriptions.

Inter-Repeater Backplane

The LXT917 easily accommodates stackable and modular hub architectures through the Inter-Repeater Backplane, which allows multiple devices to function as one logical repeater. For example, an LXT917 hub architecture can accommodate as many as 192 10BASE-T ports (refer to Table 3).

7-Pin MAC Interface

The LXT917 provides a 7-pin MAC Interface, which can be interfaced to an Ethernet controller. Refer to Table 4 for MAC Interface pin assignments and signal descriptions.

Serial Management Interface

Multiple devices can easily be managed through the high-speed serial management interface. This synchronous interface operates at rates up to 1 Mbps, and uses an HDLC-like zero-bit insertion protocol. This interface provides access to the RMON and Repeater MIB variables as well as complete control over all device functions and visibility of all status registers. Refer to Table 5 for serial management bus pin assignments and signal descriptions.

Management Support

The LXT917 supports RMON and the Repeater MIB using on-chip 32-bit counters. Counters are provided for each port, including the MAC port, and for the interface as a whole. Interface counters include all of the RMON Statistics group and Repeater MIB Total Octets and Transmit Collisions. Per-port counters include:

Readable Frames	Readable Octets	FCS Errors
Alignment Errors	FramesTooLong	ShortEvents
Runts	Collisions	LateEvents
VeryLongEvents	DataRateMismatch	AutoPartitions
Broadcast	Multicast	SA Changes

Source Address Management

NOTE


During initialization, ensure that Address Management (AMEnable) bit 27 of the Master Configuration Register is set to "1".

The LXT917 provides two Source Address Management functions for all ports: Source Address Tracking and Source Address Matching. These functions allow a network manager to track source addresses at each port, or to identify any port that sourced a particular Source Address.

LED Interface

The serial LED interface (data and clock) supplies link and partition status for each of the TP ports, status for the AUI port, and miscellaneous functions. The device directly provides activity and collision LEDs. Refer to Table 6 for LED Interface pin assignments and signal descriptions.

Figure 2: Typical Application Block Diagram



Requirements

Power

The LXT917 requires a single +5V power supply, and a single ground reference. Separate analog and digital grounds are NOT required. Refer to Table 8 for power and ground pin assignments.

Clock Signal

The LXT917 requires a continuous 20 MHz clock input, driven with CMOS levels.

RBIAS Pin

The LXT917 requires a 1% 22 k Ω resistor connecting its RBIAS input to ground.

Reset Signal

At power up, the RESET input must be held Low until VCC reaches at least 4.5V. An LS14 or equivalent should be used to drive RESET if there are multiple 917 devices.

External PROM

The LXT917 requires an external, auto-incrementing PROM, which is used to supply a 48-bit ID at power-up. If the PROM is not available, the PROM data input signal must be tied either High or Low. Multiple devices on the same module can share a single common PROM. Refer to Table 7 for PROM interface pin assignments and signal descriptions.

Chip Identification

Each LXT917 on a module requires a unique 3-bit Chip ID value asserted on these pins in order for the serial management bus to function correctly. Exactly one and only one LXT917 on each module must be assigned ChipID = 0.

MMSTRIN & MMSTROUT Signals

In multiple device applications, the Management Master daisy chain (MMSTRIN/MMSTROUT) ensures that collisions are correctly counted. Connect the MMSTRIN input to the MMSTROUT output of the previous device, even across module boundaries. Ground the MMSTRIN input of the first/only device in the system. In hot-swap applications, resistive bypassing can be used, with a value between 1 and 3 k Ω .

Repeater Operation

LXT917 repeater operation is controlled by the state machine shown in Figure 3. When the LXT917 detects activity at any input, it begins generating preamble to all other outputs. Once 62 bits of preamble have been transmitted, and a start-of-frame delimiter (SFD) has been received, the device begins repeating the received packet to all outputs. An internal fifo provides buffering. Operation continues until the receiver goes idle, or until the jabber timer is exceeded.

If activity is detected simultaneously at two or more inputs, the LXT917 enters the transmit collision state. The device sends a jam signal to all ports on the repeater for 96 bit times. A jam signal continues to be sent to all ports as long as two or more inputs are active. If activity simultaneously ceases at all inputs, the device returns to the idle state. If activity continues at only one input, the device enters the one-port-left state. In that state, the LXT917 continues to transmit a jam signal to all ports *except* to the one that has the active input. Once this activity ceases, the repeater returns to the idle state.

If the AUI port is functioning as the DTE, and an external MAU activates the CI inputs while the port is active, the device enters the receive collision state. The LXT917 sends a jam signal to all ports (except the AUI port) for at least 96 bit times and until all activity ceases.

In multiple-device configurations, all devices participate in data exchange and the various collision states via the Inter Repeater Backplane.

Exception Conditions

Fragment Extension

Any received activity shorter than 96 bits (also known as a fragment) will be extended so that it is at least 96 bits long. On the Inter Repeater Backplane, a fragment extension will look like a receive collision, however it will not be counted as a collision.

Packets with no SFD

Packets with no start-of-frame delimiter will be repeated to all ports as a long preamble pattern with no SFD. These packets will be counted as "fragments" by the management counters, no matter how long they are.

Packets with too early SFD

Any packet with less than 40 bits of preamble will cause the internal fifo to overflow, causing invalid packets to be transmitted to all ports. If the EFIFOERR bit in the Master Configuration register is set when this occurs, a transmit collision will be generated.

Note that a packet that does not have a proper end-of-frame marker (2 bit times High with no transitions) will also be flagged as having a Manchester Code Violation.


Manchester Code Violations

If the EMCV bit in the Master Configuration register is set, an input packet with Manchester Code Violations will be treated as a transmit collision. If this bit is clear (default), incoming packets with this type of error will simply be repeated to all ports.

Data Rate Mismatches

Severe data rate mismatches will cause the internal fifo to underflow or overflow. Depending on the state of the EFIFOERR bit, these conditions can be treated either as transmit collision, or simply passed along as bad data.

Figure 3: LXT917 Repeater State Machine



Port Functions

Jabber (all ports)

If any input port is active for more than 5 ms, the device will automatically terminate all transmit activity for at least 96 bit times. This will give waiting ports an opportunity to access the network. A port that is continuously babbling will constantly collide with other ports, and will eventually be isolated by the auto-partitioning function.

Auto-partitioning (all ports)

Any port that causes 32 consecutive collisions will be *partitioned* as shown in Figure 4. A port will also be partitioned if it continues to be active for more than 100 us after a collision has occurred. Once a port is partitioned, data received from that port is not repeated, until the port is *re-connected*. There are two re-connection algorithms. The normal algorithm allows a port to be reconnected if a packet can be successfully transmitted or received from the port. The alternative algorithm allows re-connection only if a packet can be successfully transmitted to the port. For re-connection to occur, at least 512 bit times of non-idle, non-collision activity must occur. Once this happens, the port is re-connected after the activity stops. The activity that causes the re-connection is *not* repeated.

Link Integrity Function (10BASE-T ports only)

The device supports the Link Integrity function, which is used to determine if a 10BASE-T connection is working. The function can be enabled on a port-by-port basis. When enabled, the device looks for Link Integrity Pulses from each of the 10BASE-T ports. When these pulses are received from a port, it is put into the "Link Up" state, enabling transmissions to the port, and vice versa. If the Link Integrity function is disabled, the port is forced into the Link Up state. The device generates Link Pulses to all ports, regardless of the Link State of any port or whether the Link Function is enabled or disabled.

Polarity Detection and Correction (10BASE-T ports only)

The device can detect reversed polarity on any 10BASE-T port and internally correct for it. This function can also be disabled on a port-by-port basis.

SQE Mask (AUI Port only)

Ethernet MAU devices (also known as transceivers) typically generate an SQE signal (also called heartbeat) on the CI inputs after each data transmission to the MAU. This function is normally supposed to be disabled when a MAU is attached to a repeater, but often times this is overlooked. The result can be a collision at the end of each packet transmitted. An SQE Mask function is provided to overcome this problem. When the Mask is set, SQE heartbeat signals from external MAU's will not be passed on as collisions.

Reverse AUI Mode


In the reverse mode, the AUI interface operates as a MAU rather than as a DTE. This allows it to directly interface to the AUI port on a PHY device such as the LXT901A/907A, LXT904, or LXT908. In this mode, the following apply:

- The CI pins function as outputs.
- The MaskSQE function determines whether or not the device generates SQE/heartbeat after each successful transmission to the device.
- The AUIDI pins continue to function as inputs, and the AUIDO pins continue to function as outputs. If these signals are being brought out to an external connector, they must be physically swapped from their normal positions (Refer to Figures 11 and 12.)
- The device will loopback data presented at the AUIDI inputs to the AUIDO outputs.

Reduced Squelch (10BASE-T ports only)

The squelch threshold on the 10BASE-T receivers can be lowered. This allows the device to detect weaker than normal signals, and can be used to support cables longer than 100m. It also makes the device more sensitive to cross-talk and other noise, and must be used with great care.

Figure 4: LXT917 Partition State Machine



LED Functions

The LXT917 provides a serial LED output and two global LEDs. Two programmable blink rates are provided. Refer to Table 49 for details.

provides a global fault LED, a redundant power supply (RPS) LED and a user definable LED. Refer to Figure 17 in the Application section, and to Tables 10 and 11 below for details on the serial LED interface.

Serial LEDs

The LXT917 provides a serial LED interface which should be attached to an external shift register. This interface provides status LEDs for the 10BASE-T and AUI ports. It also

Activity and Collision LEDs (global)

These outputs can directly drive LEDs to indicate activity and collision status.

Table 10: LED-DAT Serial Port Bit Assignments

15 ¹	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RPS	GF	UD	AUI	TP12	TP11	TP10	TP9	TP8	TP7	TP6	TP5	TP4	TP3	TP2	TP1

¹ Bit 15 is shifted out first.

Table 11: Serial LED Operational Modes

Bit	Name	SW Control	H/W Control		
			On	Slow	Off
15	RPS	N/A	Present, No Fault	Present & Fault	Any other state
14	Global Fault	On, Off or Slow Blink via Global LED Control Register, Address 181	N/A	Any Port Partitioned or RPS Fault	Any other state
13	User Definable	N/A	N/A		
12	AUI Port LEDs	On, Off or Fast Blink, via LED Control Register, Address 176	Enabled	Partitioned	Any other state
11:0	TP Port LEDs		Link Up Not Partitioned		

IRB Operation

The Inter Repeater Backplane (IRB) allows multiple devices to operate as a single logical repeater, exchanging data collision status information. The IRB uses a combination of digital and analog signals as shown in Figure 5.

Data Handling

Three signals - IREN_A, IRDAT and IRCLK - are used to transmit data. All of them can be buffered between modules. A fourth signal - IRDEN - provides directional control of this buffer. IRDAT, IREN_A and IRDEN need to be pulled High by 330 Ω resistors. During a collision, the LXT917 releases all four signals to prevent bus contention.

Collision Handling

Four signals - IRCOL, IRCOLBP, IRCFS and IRCFSBP - handle collisions. IRCFS and IRCOL should be connected between all the devices on any module. IRCFSBP and IRCOLBP should be connected between modules, to the devices that have ChipID = 0.

Collision States

There are three repeater collision states:

- Receive Collision - This occurs when an external transceiver detects a collision. On the LXT917, this can only happen on the AUI port.
- Transmit Collision - This occurs when two or more inputs become active at the same time.
- One Port Left - This is a special state that can occur after a Transmit Collision, when only one port remains active. This state prevents dead-locks in multiple-repeater configurations.

Collision Indications

IRCOL and IRCOLBP go Low to indicate any collision (receive, transmit or one-port-left). IRCFS and IRCFSBP are three-state signals which are used to detect when a transmit collision occurs. The three states are:

- Idle: High (+5V). Indicates that no ports are active.
- Single drive: Middle (+2.8 volts). Indicates that exactly one port is active (normal data transmission, receive collision, or one-port-left).
- Multiple-drive: Low (0 volts). Indicates that two or more ports are active (transmit collision).

IRCFSBP indicates the number of active drivers across all the ports in a repeater stack. IRCFS indicates the number of active drivers on the local board, and the first 96-bits of a non-local transmit collision (defined as a collision between a local port and a non-local port, or between two non-local ports). The state of IRCFS is fed forward to IRCFSBP by the device with ChipID = 0. To prevent dead-locks, IRCFSBP is NOT fed back to IRCFS. During non-local transmit collisions, the signal HOLDCOL is used to hold the local devices in the transmit collision state. Table 12 summarizes the use of these signals.

Collision Hold (HOLDCOL)

The LXT917 can produce a HOLDCOL signal to prevent dead-locks between IRCFS and IRCFSBP. The device with ChipID = 0 drives HOLDCOL High to indicate that a transmit collision is in progress, and that local devices should remain in the transmit collision state.

MAC IRB Access

The MACACTIV pin allows an external MAC or other digital ASIC to interface directly to the LXT917 IRB. When the MACACTIV pin is asserted, the LXT917 will drive the IRCFS and IRCFSBP signals on behalf of the external device, allowing it to participate in the transmit collision detection function of IRCFS and IRCFSBP.

IRB Isolation

The ISOLATE output is provided to control the enable pins of external bidirectional transceivers. In multi-module applications, it can be used to isolate one module from the rest of the system. Only one device can control this signal. The output state of this pin is controlled by the Isolate bit in the Master Configuration Register.

MMSTRIN / MMSTROUT

This daisy chain is provided for correct gathering of statistics in multiple-device configurations. In multiple-module applications, this daisy chain must be maintained across modules. In stand-alone applications, or for the first device in a chain, the MMSTRIN input must be pulled Low in order for the management counters to work correctly.


LXT917/916 Multi-Port Hub Repeaters

Table 12: IRCOL and IRCFS Indications

Condition	IRCOLBP	IRCOL	IRCFSBP ³	IRCFS ³
Idle	High	High	High	High
Local Data	High	High	Mid	Mid
Non-Local Data	High	High	Mid	High
Local RxCol or OPL ¹	Low	Low	Mid	Mid
Non-local RxCol/OPL ¹	Low	Low	Mid	High
Local TxCol or first 96 bits of non-local TxCol ²	Low	Low	Low	Low
Non-local TxCol after 96 bits ²	Low	Low	Low	Mid or High

¹ Receive Collision (RxCol) and One Port Left (OPL) conditions have identical bus characteristics and can be differentiated only by timing. Fragment extensions are generally treated as receive collisions.
² Manchester code violations and fifo overruns are generally treated as transmit collisions.
³ Signal employs 3-state logic: High = +5V; Mid = 2.8V; Low = 0V.

Figure 5: IRB Block Diagram




Serial Management Interface

The serial management interface provides access to Repeater MIB variables, RMON Statistics attributes and status and control information. A network manager can access the interface through a simple serial communications controller. The interface is designed to be used in a multi-drop configuration, allowing multiple LXT917 devices to be managed from one common line.

The interface consists of a data input line (SRX), data output line (STX) and a clock (SERCLK), and can operate up to 1 Mbps. The interface operates on a simple command response model, with the network manager as the master and the LXT917 devices as slaves. Figure 6 is a simplified view of typical serial management interface architecture.

Figure 6: Typical Serial Interface Architecture



Serial Clock

SERCLK is a bidirectional pin; direction control is provided by the RECONFIG input. If RECONFIG is High, the LXT917 will drive SERCLK at 625 kHz. If RECONFIG is Low, SERCLK is an input, between 0 and 1 MHz. There is no lower bound to how slow the interface can operate. The

clock can be stopped after each operation, as long as an idle (ten 1's in a row) is transmitted first.

Serial Data I/O

The serial data pins, SRX and STX, should be tied together. The SRX input is compared with the STX output. If a mismatch occurs, STX goes to a high impedance. STX is driven on the falling edge of SERCLK. SRX is sampled on the rising edge.

Management Format

Normally the network manager directs read and write operations to a specific LXT917 device using a two-part address consisting of HubID and ChipID. The interface allows up to 127 32-bit registers to be read at one time. Up to two registers can be written at a time.

The interface uses a simple frame format, which is shown in Figure 7. All frames begin and end with a flag of consisting of "01111110". All fields are transmitted LSB first. Zero-bit stuffing is required if more than five 1's in a row appear in the header, data or CRC fields. In addition, all operations directed to the device must be followed by an idle (ten 1's in a row), and the first operation must be preceded with an idle.

Figure 7: Serial Management Frame Format




Table 13: Serial Management Frame Message Fields

Message	Description
Start or Stop Flag	"01111110". Protocol requires zero insertion after any five consecutive "1's" in the data stream.
Hub ID	Identifies module or sub-system. Assigned by one of two arbitration mechanisms at power-up.
Chip ID	Identifies one of eight modules on a system. Assigned by 3 external pins on each device.
Command	Identifies the particular operation being performed (see Table 14).
Length	Specifies number of registers to be transferred (1 to 127). Maximum is 2 per write, 127 per read.
Address	Specifies address of register or register block to be transferred.

1. All fields are transmitted LSB first.

Table 14: Serial Management Instruction Set

Command Value	Name	Usage	Normally Sent By	Description
18 (Hex)	Write	Normal Ops	Network Mgr	Used to write up to 2 registers (8 bytes) at a time.
04 (Hex)	Read	Normal Ops	Network Mgr	Used to read up to 127 registers at a time.
08 (Hex)	Requested	Arbitration	LXT917	Requests Hub ID. Repeated periodically.
00 (Hex)	Config	Arbitration	LXT917	Notifies system of configuration change (hot swap). Requests new arbitration phase.
10 (Hex)	Re-arbitrate	Arbitration	Network Mgr	Re-starts arbitration.
14 (Hex)	Assign HubID	Arbitration Mech. 2	Network Mgr	Assigns Hub ID to device with ARBIN=0 and ARBOUT = 1 (top of chain)
0C (Hex)	Set Arbout to 1	Arbitration Mech. 2	Network Mgr	Commands specific device to set ARBOUT to 1.
1C (Hex)	Set Arbout to 0	Arbitration Mech. 2	Network Mgr	Commands specific device to set ARBOUT to 0
02 (Hex)	Dived	Config	Network Mgr	Generic command for reading device type (no register address needed).

Table 15: Typical Serial Management Packets

Message	Contents of Fields in Serial Management Packet					
	Hub ID	Chip ID	Command	Length	Address	Data
Write	User Defined	User Defined	18 (Hex)	01 or 02	User Defined	User Defined
Read Request	User Defined	User Defined	04 (Hex)	01 to 7F Hex	User Defined	Null
Read Response	00000	000	04 (Hex)	Echo	Echo	Data Values
Assign Hub ID (Arb Method 1)	11111	111	18 (Hex)	02	188 Hex	Formatted per Table 51
Assign Hub ID (Arb Method 2)	11111	111	14 (Hex)	01	0	Hub ID (LSB) and 27 0's
Set Arbout to 1	User Defined	User Defined	0C (Hex)	00	0	Null
Set Arbout to 0	User Defined	User Defined	1C (Hex)	00	0	Null
Arb Request	00000	000	08 (Hex)	02	190	PROM ID
Re-Arbitrate	11111	111	10 (Hex)	00	0	Null
Request Device ID	User Defined	User Defined	02 (Hex)	01	0	Null
Device ID Response	00000	000	02 (Hex)	01	185	Formatted per Table 50
Config Change	13 0's					

Source Address Management Functions

NOTE

During initialization, ensure that Address Management (AMEnable) bit 27 of the Master Configuration Register is set to "1".

Source Address Tracking Function

The LXT917 provides Source Address Tracking functions for all ports. Two source address tracking registers are allocated to each port: a Port Address Tracking Register and an Authorized Source Address Register.

The Port Address Tracking Register (refer to Table 35 on page 89) is always free-running and contains the source address of the last valid packet received from the port.

The Authorized Port Address Registers (refer to Table 36 on page 90) operates in three states — free-run, lock-on-next or lock. In any mode, it can always be updated by network management. This register can track source addresses or lock on an address that has been assigned by the network manager or that it has previously tracked. Source Address changes on a port cause the device to set the corresponding bits in the Interrupt Status Register and SA Change Detection Register (refer to Table 42 on page 92).


Source Address Matching Function

The LXT917 also provides a Source Address Matching Function for all ports. This function can be used to discover which port or ports sourced packets with a particular Source Address. Two global registers are used for this function: the Search Address Register and Search Result Register (refer to Table 37 on page 90). The user can supply a 48-bit Ethernet Source Address to the Search Address Register, the Search Port Match Register identifies all ports that sourced packets with that Source Address.

NOTE

For information on security functions, contact the LXT917 Product Manager at Level One Communications.

Figure 9: Arbitration Mechanism #2



APPLICATION INFORMATION

Magnetics Information

The LXT917 requires a 1:1 ratio for the TP receive transformers and a 1:1.41 ratio for the TP transmit transformers. Table 16 lists suitable transformers by manufacturer and part number. This information was valid as of the printing date of this document. Before committing to a specific component, designers should contact the manufacturer for current product specifications, and should test and validate the magnetics for the specific application to verify that system requirements are met.

Layout Requirements

Twisted - Pair Interface

The layout of the twisted-pair port is critical in complex designs. Run the traces directly from the LXT917 to the discrete termination components (located close to the transformers).

The transformer isolation voltage should be rated at 2 kV to protect the circuitry from static voltages across the connectors and cables. The traces running from the transformers to the connector should run in close pairs directly to the connector. Be careful not to cross the transmit and receive pairs. One way to avoid this problem is to run the receive pairs on the component side and the transmit pairs on the

solder side. Careful planning during the schematic and layout stages can avoid these problems.

The PCB layout should have no ground or power planes between the transformers and the connectors. The data signals should be the only traces in this area. Place the chassis ground for the connectors near the edge of the PCB, away from the signals, connecting the connector shield with the chassis.

RBIAS Pin

The RBIAS signal sets the levels for the output drivers. Any emissions or common mode noise entering the device here could be measured on the twisted pair output signals.

The LXT917 requires a 22 k Ω , 1% resistor directly connected between the RBIAS pin and ground. These traces should be as short as possible. The traces from adjacent GND pins should come directly off the device to enclose the resistor and pin forming a shielded area between the RBIAS connection and other signals on the PCB.

Typical Application Circuitry

Figures 10 through 17 show typical LXT917 application circuitry. Table 17 summarizes signal operation of the three AUI signal pairs in the two modes (normal and reversed).

Table 16: Suggested Magnetics List¹

Manufacturer	Quad Transmit	Quad Receive	Quad Tx/Rx (Octal)
BEL	S553-5999-02	S553-5999-03	
HALO	TD54-1006L1 TG54-1006N2	TD01-1006L1 TG01-1006N2	TG44-S010NX TG45-S010NX TG46-S010NX
Nanopulse	5976	5977	
Kappa	TP4003P	TP497P101	
PCA	EPE6009	EPE6010	
TDK	TLA-3T107	TLA-3T106	
VALOR	PT4116	PT4117	

1. Before committing to a specific component, designers should contact the manufacturer for current product specifications, and should test and validate the magnetics for the specific application to verify that system requirements are met.

Figure 10: Typical 10BASE-T Port Interface




Figure 11: Normal AUI Circuit




Figure 12: Reversed AUI Circuit




Table 17: AUI Signals - Direction and Pin-Out

LXT917		AUI Connector Pin #	
Signal	Pin #	Normal	Reversed
DOP	198	3	5
DON	199	10	12
DIP	200	5	3
DIN	201	12	10
CIP	202	2	2
CIN	203	9	9

Figure 13: Typical IRB Implementation




Figure 14: Typical Serial Management Interface Connections




Figure 15: Typical Chip ID Architecture




Figure 16: Typical EPROM Circuit




Figure 17: Typical Serial LED Interface Circuit





Figure 18: Typical RESET Circuit



TEST SPECIFICATIONS

NOTE

The minimum and maximum values in Tables 18 through 28 and Figures 19 through 23 represent the performance specifications of the LXT917/16 and are guaranteed by test, except where noted by design.

Table 18: Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
Supply voltage	VCC	-0.3	6	V
Operating temperature	TOP	0	70	°C
Storage temperature	TST	-65	+150	°C

CAUTION

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 19: Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units	Test Conditions
Recommended supply voltage ¹	VCC	4.75	5.0	5.25	V	
Recommended operating temperature	TOP	0	–	70	°C	
VCC current	ICC	–	400	–	mA	

¹ Voltages with respect to ground unless otherwise specified.

Table 20: I/O Electrical Characteristics (Over Recommended Range)

Parameter	Sym	Min	Typ ¹	Max	Units	Test Conditions
Input Low voltage	VIL	–	–	0.8	V	TTL inputs
		–	–	2.0	V	CMOS inputs ²
		–	–	1.0	V	Schmitt Trigger #1
		–	–	1.0	V	Schmitt Trigger #2
Input High voltage	VIH	2.0	–	–	V	TTL inputs
		VCC-2.0	–	–	V	CMOS inputs ²
		VCC-1.0	–	–	V	Schmitt Trigger #1
		VCC-2.0	–	–	V	Schmitt Trigger #2

¹ Typical values are at 25°C and are for design aid only, not guaranteed and not subject to production testing.
² Does not apply to IRB pins. Refer to Table 23 for IRB I/O characteristics.

Table 20: I/O Electrical Characteristics (Over Recommended Range) – continued

Parameter	Sym	Min	Typ ¹	Max	Units	Test Conditions
Hysteresis voltage	-	1.0	-	-	V	Schmitt Trigger #1
		0.5	-	-	V	Schmitt Trigger #2
Output Low voltage	VOL	-	-	0.4	V	IOL = 1.6 mA
Output Low voltage (LED)	VOLL	-	-	1.0	V	IOLL = 10 mA
Output High voltage	VOH	2.4	-	-	V	IOH = 40 μ A
Input Low current	IIL	-100	-	-	μ A	
Input High current	IIH	-	-	100	μ A	
Output rise / fall time	-	-	3	10	ns	CLOAD = 15 pF

1. Typical values are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
 2. Does not apply to IRB pins. Refer to Table 21 for IRB I/O characteristics.

Table 21: 10BASE-T Electrical Characteristics (Over Recommended Range)

Parameter		Symbol	Min	Typ ¹	Max	Units	Test Conditions
Transmitter	Transmit output impedance	ZOUT	-	2	-	Ω	
	Peak differential output voltage	VOD	2.2	2.5	2.8	V	Load = 100 Ω at TPOP/TPON
	Transmit timing jitter addition	-	-	± 2	± 10	ns	0 line length for internal MAU
	Transmit timing jitter added by the MAU and PLS sections	-	-	± 1	± 5.5	ns	After line model specified by IEEE 802.3 for 10BASE-T internal MAU
Receiver	Receive input impedance	ZIN	20	36	-	k Ω	Between TPIP/TPIN
	Differential squelch threshold - Normal	VDSN	300	420	585	mV	5 MHz square wave input
	Differential squelch threshold - Reduced	VDSR	150	250	350	mV	5 MHz square wave input

1. Typical values are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Table 22: AUI Electrical Characteristics (Over Recommended Range)

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Differential output voltage	VOD	± 550	-	± 1200	mV	
Receive input impedance	ZIN	20	36	-	k Ω	Between CIP/CIN & DIP/DIN
Differential squelch threshold	VDS	150	250	350	mV	

1. Typical values are at 25°C and are for design aid only; they are not guaranteed and not subject to production testing.

Table 23: IRB Electrical Characteristics (Over Recommended Range)

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Output Low voltage	VOL	–	.3	.7	V	RL = 330 Ω
Output rise or fall time	TF	–	4	10	ns	CL = 15 pF
Input High voltage	VIH	VCC - 2.0	–	–	V	CMOS inputs
Input Low voltage	ViL	–	–	2.0	V	CMOS inputs
IRCFCS current		2.6	3.3	4.0	mA	RL = 680 Ω
IRCFSBP current		5.4	6.7	8.3	mA	RL = 330 Ω

¹ Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.

Figure 19: Repeater Timing




Table 24: Repeater Timing Characteristics¹ (Over Recommended Range)

Parameter	Symbol	Min	Typ ²	Max	Units	Test Conditions
AUI DIN active to IRENA Low	trep1	–	2	3	BT ⁴	
TP DIN to IRENA Low	trep2	–	5	7	BT	
IRENA Low to AUI DOP active	trep3	–	3	4	BT	
IRENA Low to TP DOP active	trep4	–	4	5	BT	
IRCLK rising edge to IRDAT rising edge.	trep5	25	–	55	ns	330 Ω pullup, 150 pF load on IRDAT. 1k Ω pullup, 150 pF load on IRCLK. All measurements at 2.5V.
IRCLK rising edge to IRDAT falling edge.	trep6	5	–	25	ns	
AUI DIN idle to IRENA High	trep7	–	–	8	BT	
TP DIN idle to IRENA High	trep8	–	–	11	BT	
IRENA High to AUI DOP idle	trep9	–	–	5	BT	
IRENA High to TP DOP idle	trep10	–	–	5	BT	

- This table contains propagation delays from the TP and AUI ports to the IRB, and from the IRB to the AUI and TP ports; for normal repeater operation (start of packet, end of packet). All values in this table are output timings.
- Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
- There is a delay of approximately 13 to 16 bit times between the assertion of IRENA and the assertion of IRCLK and IRDAT. This delay does not affect repeater operation because downstream devices begin generating preamble as soon as IRENA is asserted.
- BT = Bit Times (100 ns).

Figure 20: MAC I/F Transmit Timing




Table 25: MAC I/F Transmit Timing Characteristics ¹ (Over Recommended Range)

Parameter	Symbol	Min	Typ ²	Max	Units	Test Conditions
TXD to TXC setup time	t_{mactx1}	20	—	—	ns	TXD valid to TXC rising edge ³
TXC to TXD hold time	t_{mactx2}	5	—	—	ns	TXC rising edge to TXD change ³
TXE to TP DOP prop delay	t_{mactx3}	—	6	7	BT	TXE High to TPDOP active ⁴

¹ This table contains propagation delay times for the 7-pin MAC interface.
² Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.
³ Input.
⁴ Output.

Figure 21: MAC Interface Receive Timing




Table 26: MAC Interface Receive Timing Characteristics ¹ (Over Recommended Range)

Parameter	Symbol	Min	Typ ²	Max	Units	Test Conditions
RXC to RXD prop delay	tmacrx1	–	–	10	ns	Falling edge of RXC to RXD valid
TP/AUI to CRS delay	tmacrx2	–	9	10	BT	TP/AUI DIP active to CRS High
Number of extra receive clocks	tmacrx3	–	5	–	ea.	RXC rising edges after CRS Low

1. This table contains propagation delay times for the 7-pin MAC interface outputs.
 2. Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.

Figure 22: MACACTIVE Timing (MAC to IRB Interface)




Table 27: MACACTIVE Delays - MAC/IRB Interface Characteristics (Over Recommended Range)

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
MACACTIV to IRENA [–] assertion delay ³	tmacbp1	–	100	–	ns	MACACTIV High to IRENA Low ²
IRDAT to IRCLK setup time	tmacbp2	21	–	–	ns	IRDAT valid to IRCLK rising edge ²
IRDAT to IRCLK hold time	tmacbp3	0	–	–	ns	IRCLK rising edge to IRDAT change ²

1. Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.
 2. Input.
 3. External devices should allow at least one 10 MHz clock cycle (10 ns) between assertion of MACACTIV and IRENA.

Figure 23: Serial Management Interface Timing




Table 28: Serial Management Interface Timing Characteristics (Over Recommended Range)

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Data to Clock setup	tser1	0	–	–	ns	SRX valid to SERCLK rising edge ²
Clock to Data Hold Time	tser2	200	–	–	ns	SERCLK rising edge to SRX change ²
Data Propagation Delay	tser3	–	–	100	ns	SERCLK falling edge to STX valid ³

¹ Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.
² Input.
³ Output.

REGISTER DEFINITIONS

The LXT917 register set is composed of multiple 32-bit registers of the following types:

- Configuration Registers
- Control and Status Registers
- Ethernet Address Registers
- Counters

Table 29 lists the register base memory locations. Refer to Tables 30 through 54 for specific addresses and bit assignments. *Note that all register addresses are specified in hexadecimal.*

Table 29: Memory Map

Base Address	Register Type	Notes
181	Configuration	11 Registers
170	Control and Status	9 Control Registers, 7 Status Registers
156	Ethernet Address	3 Search Registers
13C		Authorized Port Address, 2 per port (TP and AUI)
120		Port Address Tracking, 2 per port (TP, AUI and MAC)
118	Counters	MAC Interface Counters, 8 Registers
100, 0F0, 0E0		Reserved
0D0		Interface Counters, 18 Registers
0C0		AUI Port Counters, 15 Registers
0B0		TP Port 12 Counters, LXT917 Only, 15 Registers.
0A0		TP Port 11 Counters, LXT917 Only, 15 Registers.
090		TP Port 10 Counters, LXT917 Only, 15 Registers.
080		TP Port 9 Counters, LXT917 Only, 15 Registers.
070		TP Port 8 Counters, 15 Registers.
060		TP Port 7 Counters, 15 Registers.
050		TP Port 6 Counters, 15 Registers.
040		TP Port 5 Counters, 15 Registers.
030		TP Port 4 Counters, 15 Registers.
020		TP Port 3 Counters, 15 Registers.
010		TP Port 2 Counters, 15 Registers.
000		TP Port 1 Counters, 15 Registers.

Counter Registers

As shown in Table 30, all counters are 32-bit, read-only, "little-Endian" registers, with undetermined values at power-up. The "Zero Counters" bit in the Master Configuration Register allows all counters to be "zeroed".

Table 30: Counter Registers Bit Assignments

31	30	29	28	27	26	25:7	6	5	4	3	2	1	0
D31	D30	D29	D28	D27	D26	D25:D7	D6	D5	D4	D3	D2	D1	D0

Port Counter Registers

Table 31 contains descriptions of the per-port counters for the TP ports and the AUI port. These descriptions are intended to be illustrative. For the exact definitions of these counters, refer to the Repeater MIB, RFC 1516. All counters count packets, octets or events that were received at each port. In the descriptions, the length of a packet never includes preamble or framing bits (start-of-frame, end-of-frame, dribble bits, etc.), however, an "event" does include these items.

Table 31: Port Counter Registers

Name	Address	Description ¹
rpTrMonitorPortReadableFrames	000	Counts valid-length (64 to 1518 bytes), valid-CRC, collision-free packets. Depending on the state of the CountMode bit in the Master Configuration Register, this counter will count either all packets (CountMode=0) or only Unicast Packets (CountMode=1). Minimum roll-over time = 80 hours.
rpTrMonitorPortReadableOctets	001	Counts the number of octets in the packets counted by the rpTrMonitorPortReadableFrames counter, not including preamble and framing bits. Minimum roll-over time = 58 minutes.
rpTrMonitorPortFrameCheckSequence	002	Counts valid length, collision-free packets that had FCS errors, but were correctly framed (had an integral number of octets). Minimum roll-over time = 80 hours.
rpTrMonitorPortAlignmentErrors	003	Counts valid length, collision-free packets that had FCS errors and were incorrectly framed (a non-integral number of octets). Minimum roll-over time = 80 hours.
rpTrMonitorPortFramesTooLong	004	Counts packets that had a length greater than 1518 octets. Minimum roll-over time = 61 days.
rpTrMonitorPortShortEvents	005	Counts events that lasted for 82 bit times or less. Minimum roll-over time = 16 hours.
rpTrMonitorPortRunts	006	Counts events longer than 82 bit times, but shorter than 512 bit times. Minimum roll-over time = 16 hours.
rpTrMonitorPortCollisions	007	Counts the number of collisions that occurred, not including late collisions. Minimum roll-over time = 16 hours.
rpTrMonitorPortLateEvents	008	Counts the number of times collision was detected more than 512 bit times after the start of carrier. Minimum roll-over time = 81 hours.
rpTrMonitorPortVeryLongEvents	009	Counts the number of times any activity continued for more than 4 to 7.5 ms. Minimum roll-over time = 198 days.
rpTrMonitorPortDataRateMismatches	00A	Counts number of times the incoming data rate mismatched the local clock source enough to cause a fifo underflow or overflow.
rpTrMonitorPortAutoPartitions	00B	Counts the number of times this port has been partitioned by the Auto-partition algorithm.
rpTrTrackSourceAddrChanges	00C	Counts the number of times the source address has changed. Minimum roll-over time of 81 hours.
rpTrMonitorPortBroadcastPkts	00D	Counts number of good broadcast packets received by this port.
rpTrMonitorPortMulticastPkts	00E	Counts number of good multicast packets received by this port.
1. All Port Counters are Read Only		

Interface Counter Registers

Table 32 contains descriptions of the interface counters, which are intended to be illustrative. For the exact definition of these counters, refer to the RMON MIB, RFC 1757. All counters count events, octets or packets that were received from the interface. Packet length never includes preamble or framing bits (start-of-frame, end-of-frame, dribble bits, etc.).

Table 32: Interface Counter Registers

Name	Address	Description ¹
etherStatsOctets	0D0	The number of data octets including those in bad packets and octets in FCS fields, but does not include preamble or other framing bits.
etherStatsPkts	0D1	The number of packets received from the network, including errored packets.
etherStatsBroadcastPkts	0D2	The number of good broadcast packets received.
etherStatsMulticastPkts	0D3	The number of good multicast packets received.
etherStatsCRCAAlignErrors	0D4	The number of valid-length packets (64 to 1518 bytes inclusive) that had a bad Frame Check Sequence (FCS).
etherStatsUndersizePkts	0D5	The number of well-formed packets that were smaller than 64 octets.
etherStatsOversizePkts	0D6	The number of well-formed packets that were longer than 1518 octets.
etherStatsFragments	0D7	The number of ill-formed packets less than 64 octets. Note: Any event without a start-of-frame delimiter (0-octet packet) will be counted as a fragment, no matter how long it is.
etherStatsJabbers	0D8	The number of ill-formed packets longer than 1518 octets. An ill-formed packet is one with an FCS error.
etherStatsCollisions	0D9	The best estimate of the total number of collisions on this interface.
etherStatsPkts64Octets	0DA	The number of packets (good and bad) that were 64 octets long.
etherStatsPkts65to127Octets	0DB	The number of packets (good and bad) between 65 and 127 octets long.
etherStatsPkts128to255Octets	0DC	The number of packets (good and bad) between 128 and 255 octets long.
etherStatsPkts256to511Octets	0DD	The number of packets (good and bad) between 256 and 511 octets long.
etherStatsPkts512to1023Octets	0DE	The number of packets (good and bad) between 512 and 1023 octets long.
etherStatsPkts1024to1518Octets	0DF	The number of packets (good and bad) between 1024 and 1518 octets long.
rptrMonitorTotalOctets	110	The total number of octets received.
rptrMonitorTransmitCollisions	114	The total number of transmit collisions that occurred.
1. All Interface Counters are Read Only.		

Port Counters for the 7-Pin MAC Interface

Port Counters for the 7-pin MAC Interface are described in Table 33. These counters are a subset of the port counters for the other ports. Refer to Table 30 for bit assignments.

Table 33: MAC Interface Registers

Name	Type ¹	Addr	Description
MAC Interface-Readable-Frames	R	118	Valid-length (64 to 1518 bytes), valid-CRC, non-collision frames. Depending on the state of the CountMode bit in the Master Configuration Register, this counter counts either all valid packets (CountMode=0) or Unicast packets only (CountMode=1). Minimum roll-over time = 80 hours.
MAC Interface-Readable-Octets	R	119	Octets contained in MAC Interface-ReadableFrames. Minimum roll-over time = 58 minutes.
MAC Interface-Runts	R	11A	Number of packets and events shorter than 512 bit times. Minimum roll-over time = 16 hours.
MAC Interface-Collisions	R	11B	Number of collisions that were detected on this interface. Minimum roll-over time = 16 hours.
MAC Interface-FCS/FAE	R	11C	Valid length (64-1518 bytes), non-collision packets with FCS errors. Minimum roll-over time = 80 hours.
MAC Interface-Broadcast	R	11D	Number of good broadcast packets received from this port.
MAC Interface-Multicast	R	11E	Number of good multicast packets received from this port.
MAC Interface-SAchanges	R	11F	Number of times the source address has changed. Minimum roll-over time = 81 hours.

¹ R = Read Only

Ethernet Address Registers

All Ethernet Address Registers consist of two 32-bit registers that together contain a 48-bit Ethernet address. Refer to Table 34 for register bit assignments.

Table 34: Ethernet Address Register Bit Assignments

Upper Address	Bits 15:0 contain bits 47:32 of the Ethernet Address.
Lower Address	Bits 31:0 contain bits 31:0 of the Ethernet Address.

Port Address Tracking Registers

The Port Address Tracking Register set is described in Table 35. These registers continuously monitor the Source Addresses of packets emanating from the corresponding ports. Refer to Table 34 for bit assignments.

Table 35: Port Address Tracking Registers

Name	Type ¹	Addr	Description
rptraAddrTrackNewLastSrcAddress-TP Port 1	R/W	120, 121	
rptraAddrTrackNewLastSrcAddress-TP Port 2	R/W	122, 123	
rptraAddrTrackNewLastSrcAddress-TP Port 3	R/W	124, 125	
rptraAddrTrackNewLastSrcAddress-TP Port 4	R/W	126, 127	
rptraAddrTrackNewLastSrcAddress-TP Port 5	R/W	128, 129	
rptraAddrTrackNewLastSrcAddress-TP Port 6	R/W	12A, 12B	
rptraAddrTrackNewLastSrcAddress-TP Port 7	R/W	12C, 12D	
rptraAddrTrackNewLastSrcAddress-TP Port 8	R/W	12E, 12F	
rptraAddrTrackNewLastSrcAddress-TP Port 9	R/W	130, 131	LXT917 Only
rptraAddrTrackNewLastSrcAddress-TP Port 10	R/W	132, 133	LXT917 Only
rptraAddrTrackNewLastSrcAddress-TP Port 11	R/W	134, 135	LXT917 Only
rptraAddrTrackNewLastSrcAddress-TP Port 12	R/W	136, 137	LXT917 Only
rptraAddrTrackNewLastSrcAddress-AUI Port	R/W	138, 139	
rptraAddrTrackNewLastSrcAddress-MAC Port	R/W	13A, 13B	

¹: R/W – Read / Write

Authorized Port Address Registers

The Authorized Port Address Register set is described in Table 36. The operation of these registers is determined by the Authorization Control Register. Refer to Table 34 for bit assignments.

Table 36: Authorized Port Address Registers

Name	Type ¹	Addr	Description
Authorized Address Register - TP Port 1	R/W	13C, 13D	
Authorized Address Register - TP Port 2	R/W	13E, 13F	
Authorized Address Register - TP Port 3	R/W	140, 141	
Authorized Address Register - TP Port 4	R/W	142, 143	
Authorized Address Register - TP Port 5	R/W	144, 145	
Authorized Address Register - TP Port 6	R/W	146, 147	
Authorized Address Register - TP Port 7	R/W	148, 149	
Authorized Address Register - TP Port 8	R/W	14A, 14B	
Authorized Address Register - TP Port 9	R/W	14C, 14D	LXT917 Only
Authorized Address Register - TP Port 10	R/W	14E, 14F	LXT917 Only
Authorized Address Register - TP Port 11	R/W	150, 151	LXT917 Only
Authorized Address Register - TP Port 12	R/W	152, 153	LXT917 Only
Authorized Address Register - AUI Port	R/W	154, 155	

¹ R/W = Read / Write

Search Registers

The Search Register set is described in Table 37.

Table 37: Search Registers

Name	Type	Addr	Description
Search Address Register	R/W	156, 157	This register-pair specifies an Ethernet Source Address to match. Refer to Table 34 for bit assignments.
Search Result Register	R	160	This register indicates which ports sent packets with source addresses that matched the register pair described in the row above. Refer to Table 38 for bit assignments (Bit 13 not used). This register clears when read.

¹ R/W = Read / Write
R = Read Only

Control and Status Registers

The Control and Status Register set includes general port control and status registers which conform to the bit assignments shown in Table 38, and additional control and status registers with alternate bit assignments shown in Tables 40 through 45.

Table 38: Port Control and Status Register Bit Assignments

31:14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rsvd	MAC	AUI	TP12	TP11	TP10	TP9	TP8	TP7	TP6	TP5	TP4	TP3	TP2	TP1

1. Bits 13:12 not used in all registers. Refer to individual register descriptions.
2. Bits 11:8 not used in the LXT916.

General Port Control Registers

The General Port Control Register set is described in Table 39. Refer to Table 38 for Port Control Register bit assignments. Bits 12 and 13 are not used in all cases (refer to specific register descriptions).

Table 39: Port Control Registers

Name	Type	Addr	Description
Enable Register	R/W	171	Writing a 1 to any bit enables the transmitter and receiver on the corresponding port, writing a 0 disables them. Changing a port's status while the network is active may cause packet fragments to be generated. If the <code>MG_PRSN</code> pin is Low, this register will initialize to all 0's (all ports disabled). If the <code>MG_PRSN</code> pin is High, this register will initialize to all 1's (all ports enabled).
Reserved	-	172	
Reserved	-	173	
Alternate Partition Register	R/W	174	Writing a 1 to any bit enables the alternate partition algorithm (re-connect on transmit only) for the corresponding port, a 0 the normal algorithm (re-connect on transmit or receive). (Bits 31:13 not used.)
Link Control Register	R/W	178	Writing a 1 to any bit enables the Link Partition Algorithm for the corresponding Twisted Pair port, writing a 0 disables it. When this function is disabled, the port automatically goes to Link Pass state and continues to transmit link pulses. (Bits 31:12 not used; Power-up state is all 1's.)
Polarity Control Register	R/W	179	Writing a 1 to any bit disables polarity correction for the corresponding Twisted Pair port. (Bits 31:12 not used.)
Squelch Control Register	R/W	17A	Writing a 1 to any bit enables the receiver for the corresponding port to use reduced squelch levels for longer-distance cables; writing a 0 enables normal squelch levels to be used. (Bits 31:12 not used.)

1. R/W = Read/Write.

Interrupt Status Register

The Interrupt Status Register is described in Table 41. Refer to Table 40 for bit assignments.

Table 40: Interrupt Status Register Bit Assignments

Bits 31:3	Bit 2	Bit 1	Bit 0
Reserved	Jabber	Source Address Change - TP Port	Source Address Change - AUI Port

Table 41: Interrupt Status Register

Name	Type ¹	Addr	Notes
Interrupt Status Register	R	17B	Indicates one of three interrupt conditions. Clears when read. Power-up state is all 0s.

¹ R = Read Only

Port Status Registers

The Port Status Register set is described in Table 42. Refer to Table 38 for bit assignments.

Table 42: Port Status Registers

Name	Type ¹	Addr	Notes
AUI Status Register	R	17C	Reports SQE (heartbeat) and Loopback status of AUI port. Refer to Table 44 for details.
Link Status Register	R	17D	A "1" in any bit position indicates the corresponding port is in the "Link Up" state. (Bits 31:12 not used.)
Partition Status Register	R	17E	A "1" in any bit position indicates the corresponding port has been partitioned. (Bits 31:13 not used.)
Polarity Status Register	R	17F	A "1" in any bit position indicates that the polarity for the corresponding port has been reversed. (Bits 31:12 not used.)
SA Change Detection Register	R	180	A "1" in any bit position indicates that the Source Address has changed on the corresponding port. (Bits 31:13 not used.)

¹ R = Read Only

AUI Control and Status Registers

The AUI Control and Status Register set is described in Table 44. Refer to Table 43 for bit assignments.

Table 43: AUI Control and Status Register Bit Assignments

Register	Bits 31:2	Bit 1	Bit 0
AUI Control	Reserved	Reserved	SQE Mask
AUI Status	Reserved	Loopback	SQE (Heartbeat) Status

Table 44: AUI Control and Status Registers

Name	Type ¹	Addr	Description
AUI Control Register	R/W	177	<p>This bit controls masking or generation of the AUI "heartbeat", defined as brief activity on the AUI CI pair generated by the MAU shortly after successful completion of a transmission. The power-up state of this register is "0".</p> <p>When the AUI is functioning as a DTE - If this bit is 1 the device will not react to heartbeat, other than to update the AUI status register. If this bit is 0, the device will react to heartbeat by going into a full receive collision.</p> <p>When the AUI is functioning as a MAU - If this bit is 1, the device will not generate heartbeat; if it is 0, the device will generate heartbeat.</p>
AUI Status Register	R	17C	<p>This register reports SQE and Loopback status of AUI port when the LXT917 is operating as the DTE, and has no function when the operating as the MAU).</p> <p>SQE Heartbeat Status - This bit indicates the presence or absence of a heartbeat signal from an external MAU (1 = present, 0 = absent). This function operates regardless of the state of the SQE Mask bit in the AUI Control Register.</p> <p>Loopback - This bit indicates whether or not data loopback was detected from an external MAU (1 = present, 0 = absent.)</p>
<p>¹ R/W = Read/Write R = Read Only</p>			

Authorization and LED Control Registers

The Authorization and LED Control Registers are described in Table 46. Refer to Table 45 for bit assignments.

Table 45: Authorization and LED Control Register Bit Assignments¹

31:26	25:24	23:22	21:20	19:18	17:16	15:14	13:12	11:10	9:8	7:6	5:4	3:2	1:0
Reserved	AUI	TP12	TP11	TP10	TP9	TP8	TP7	TP6	TP5	TP4	TP3	TP2	TP1

¹ Bits 23:16 not used by the LXT916.

Table 46: Authorization and LED Control Registers

Name	Addr	Description ¹
Authorization Control Register	175	<p>Determines the operational mode of the Authorized Address Register for each port.</p> <p>00 = Free-Run. The Authorized Address Register continuously re-learns its contents from the source addresses of incoming packets (Power-up default).</p> <p>01 = Next Lock. The Authorized Address Register learns the source address of the next valid packet and locks. Once it locks, the corresponding bits in this register automatically change to '10'.</p> <p>10 = Lock. The Authorized Address Register does not change with traffic flow. In this mode, it can only be updated under network management control.</p> <p>11 = Reserved.</p>
LED Control Register	176	<p>Controls operation of the serial LED bits associated with each port. The power-up state of this register is all 1's if an external manager is detected, and defaults to "hardware control" otherwise.</p> <p>00 = LED off</p> <p>01 = LED fast blink</p> <p>10 = hardware control</p> <p>11 = LED on</p>

¹ The Authorization Control Register and the LED Control Register are both Read/Write.

Configuration Registers

Configuration Registers are listed in Table 47. Bit assignments for the Configuration Registers are shown in Table 48 through 53. The Master Configuration Register is defined in Table 54.

Table 47: Configuration Registers

Name	Type ¹	Addr	Notes
Global LED Control Register	R/W	181	Refer to Table 48 for bit assignments. This register controls the operating modes of the Global Fault LED and User Defined LED as follows: Global Fault LED, Bit Encoding: 00 = Off 01 = Hardware Control 10 = Slow Blink 11 = On Steady User Defined LED, Bit Encoding: 00 = Off 01 = Fast Blink 10 = Reserved 11 = On Steady
LED Timer Register	R/W	182	Refer to Table 49 for bit assignments. Bits 8-15 of this register set the fast blink frequency of the LEDs. Bits 0-7 set the slow blink frequency. The same formula is used in each case, with a maximum of 128 Hz and a minimum of 0.5 Hz (for example, fast blink = 32 (0.4 s); slow blink = CC (1.6 s)).
Master Configuration Register	R/W	183	Refer to Table 53 for bit assignments. At power-up, all bits in this register default to 0.
Reserved	R	184	
Device ID Register	R	185	This register follows the IEEE 1149.1 specification; refer to Table 50 for bit assignments. The upper 4 bits identify the device revision level. The next 16 bits store the Part ID Number in hexadecimal, which is '0396'. The lower 12 bits contain a JEDEC Manufacturer ID, which for Level One is hexadecimal 'FE'.
Repeater Reset Register	W	186	Writing any data value to this register causes all functional logic to reset, but does not affect the state of counters, configuration registers or status registers.
Software Reset Register	W	187	Writing any data value to this register is identical to a hardware reset. Everything is reset except counters and addresses.
HUB ID Register (1 and 2)	W	188, 189	Refer to Table 51 for bit assignments. Writing a valid 48-bit ID (one that matches the EPROM ID) to this register causes the device to change its Hub ID to the contents of the EPROM ID register listed below. This register cannot be read.
EPROM ID Register (1 and 2)	R	190, 191	These two registers contain the 48-bit ID read in from EPROM at power-up. Refer to Table 52 for bit assignments.
1. R = Read Only, W = Write Only, R/W = Read/Write			

Table 48: Global LED Control Register Bit Assignments

31:4	3	2	1	0
Reserved	Global Fault LED		User Defined LED	

Table 49: LED Timing Control Register Bit Assignments

31:16	15:8	7:0
Reserved	Fast Blink Frequency	Slow Blink Frequency
1. 1. Period = 7.8125 ms x (Register Value + 1) 2. 2. Frequency = $\frac{1}{7.8125 \text{ ms} \times (\text{Register Value} + 1)}$		

Table 50: Device ID Register Bit Assignments

31:28	27:12	11:8	7:1	0
Version	Part ID	Jedec Continuation Characters	JEDEC ID	Chip ID ¹
XXXX	0000 0011 1001 0101 (LXT917) 0000 0011 1001 0100 (LXT916)	0000	111 1110	0
1. This bit identifies which device has Chip ID=0. Binary code of chip ID is as follows: when 1, Chip ID = 000; when 0, Chip ID ≠ 0.				

Table 51: Hub ID Register Bit Assignments

Upper Address	31:21 - All 0s	20:16 - Hub ID	15:0 - Must match bits 15:0 of upper EPROM ID Register
Lower Address	31:0 - Must match bits 31:0 of lower EPROM ID Register		

Table 52: EPROM ID Register Bit Assignments

Upper Address	31:16 - All 0s	15:0 - Bits 15:0 of Address read from EPROM
Lower Address	31:0 - Bits 47:16 of Address read from EPROM	

Table 53: Master Configuration Register Bit Assignments

31:28	27	26:11	10	9	8:6	5	4	3	2	1	0
Reserved	"1"	Reserved	Arbin	Zero Counters	Reserved	Isolate	Count Mode	Reserved	EFIFOERR	EMCV	Reserved

Table 54: Master Configuration Register Bit Definitions

Bit	Name	Type ¹	Description	Default
31:28	Reserved	-	Write as 0; ignore on read.	N/A
27	AMEnable	-	This bit must be set to "1" during initialization.	0
26:11	Reserved	-	Write as 0; ignore on read.	N/A
10	Arbin	R	This bit shows the value present at the ARBIN input pin.	0
9	Zero Counters	R/W	Setting this bit to "1" will cause all counters to be zeroed. Upon completion of this operation, the device will reset this bit to "0".	0
8:6	Reserved	-	Write as 0; ignore on read.	N/A
5	Isolate	R/W	This bit controls the Isolate output. Setting the bit to "1" causes the Isolate output pin to be asserted High.	0
4	Count Mode	R/W	This bit affects the operation of the portReadableFrames and MACReadableFrames counters. Setting this bit to 0 will cause these counters to count all readable frames; setting this bit to 1 will cause these counters to count only readable unicast frames.	0
3	Reserved	-	Write as 0; ignore on read.	N/A
2	EFIFOERR	R/W	This bit determines whether the device will enter the Transmit Collision State if its internal fifo overflows or underflows (data-rate mismatch). 0 = no, 1 = yes.	0
1	EMCV	R/W	This bit determines whether the device will enter the Transmit Collision State upon reception of a Manchester Code Violation; 0 = no, 1 = yes.	0
0	Reserved	-	Write as 0; ignore on read.	N/A
¹ R/W = Read/Write. R = Read Only.				

REVISION HISTORY

This section provides a listing of changes between revisions.
This Change Record assumes Rev 1.0 as the baseline.

Table 55: Changes from Previous Version (Rev 1.0) to Current Doc (Rev. 1.1)

Section	Page #	Change	Description
Table of Contents	2, 3	Add	Added a complete Table of Contents.
Functional Description	9, 16	Modify	Minor editorial changes.
Table 3: IRB Signal Description	7	Add	Added Table Note 5: "Refer to Figure 13: Typical IRB implementation."
Source Address Management	12	Modify & Add	Simplified description. Added NOTE: "During initialization, ensure that Address Management (AMEnable) bit 27 of the Master Configuration Register is set to 1."
Table 12: IRCOL and IRCFS Indications	20	Add	Added Table Note 3: "Signal employs 3-state logic: High = +5V; Mid = 2.8V; Low = 0V."
Source Address Management Functions	24	Modify & Add	Expanded description of Source Address and Matching. Added NOTE: "During initialization, ensure that Address Management (AMEnable) bit 27 of the Master Configuration Register is set to 1."
Table 28: Serial Management Interface Timing	34	Modify	Change Min. values: Data to Clock Setup changed to 0 ns; Clock to Data Hold Time changed to 200 ns.
Table 50: Device ID Register Bit Assignments	46	Add	Added Note 1 for Chip ID: "This bit identifies which device has Chip ID 0. Binary code of chip ID is as follows: when 1, Chip ID = 000; when 0, Chip ID ≠ 0."
Table 53: Master Configuration Register Bit Assignments	46	Add	Added Bit 27, which must be set to 1.
Table 54: Master Configuration Register Bit Definitions	47	Add	Added Bit 27, which must be set to 1.