

































































































































































































## Example C-44. EQU Directive

```
A_D_PORT    EQU        X:$4000
```

This assigns the value \$4000 with a memory space attribute of **X** to the symbol **A\_D\_PORT**.

```
COMPUTE     EQU        @LCV(L)
```

**@LCV(L)** is used to refer to the value and memory space attribute of the load location counter. This value and memory space attribute is assigned to the symbol **COMPUTE**.

## C.3.24 EXITM Exit Macro

```
EXITM
```

The **EXITM** directive will cause immediate termination of a macro expansion. It is useful when used with the conditional assembly directive **IF** to terminate macro expansion when error conditions are detected.

**Note:** A label is not allowed with this directive. See also **DUP**, **DUPA**, **DUPC**, **MACRO**.

## Example C-45. EXITM Directive

```
CALC        MACRO      XVAL,YVAL
              IF        XVAL<0
              FAIL      'Macro parameter value out of range'
              EXITM     ; Exit macro
              ENENDIF
              .
              .
              .
              ENDM
```

## C.3.25 FAIL Programmer Generated Error

```
FAIL        [{<str>|<exp>} [, {<str>|<exp>}, ..., {<str>|<exp>}]]
```

The **FAIL** directive will cause an error message to be output by the assembler. The total error count is incremented as with any other error. The **FAIL** directive is normally used in conjunction with conditional assembly directives for exceptional condition checking. The assembly proceeds normally after the error has been printed. An arbitrary number of strings and expressions, in any order but separated by commas with no intervening white space, can be specified optionally to describe the nature of the generated error.

**Note:** A label is not allowed with this directive. See also **MSG**, **WARN**.

### Example C-46. FAIL Directive

```
FAIL      'Parameter out of range'
```

## C.3.26 FORCE Set Operand Forcing Mode

```
FORCE      {SHORT | LONG | NONE}
```

The FORCE directive causes the assembler to force all immediate, memory, and address operands to the specified mode as if an explicit forcing operator were used. Note that if a relocatable operand value forced short is determined to be too large for the instruction word, an error will occur at link time, not during assembly. Explicit forcing operators override the effect of this directive.

**Note:** A label is not allowed with this directive. See also <, >, #<, #>.

### Example C-47. FORCE Directive

```
FORCE      SHORT      ; force operands short
```

## C.3.27 GLOBAL Global Section Symbol Declaration

```
GLOBAL      <symbol> [, <symbol>, . . . , <symbol>]
```

The GLOBAL directive is used to specify that the list of symbols is defined within the current section, and that those definitions should be accessible by all sections. This directive is only valid if used within a program block bounded by the SECTION and ENDSEC directives. If the symbols that appear in the operand field are not defined in the section, an error is generated.

**Note:** A label is not allowed with this directive. See also SECTION, XDEF, XREF.

### Example C-48. GLOBAL Directive

```
SECTION IO
GLOBAL LOOPA ; LOOPA will be globally accessible by other sections
.
.
.
ENDSEC
```

## C.3.28 GSET Set Global Symbol to a Value

```
<label>      GSET      <expression>
              GSET      <label>      <expression>
```

The GSET directive is used to assign the value of the expression in the operand field to the label. The GSET directive functions somewhat like the EQU directive. However, labels defined via the GSET directive can have their values redefined in another part of the program (but only through the use of another GSET or SET directive). The GSET

directive is useful for resetting a global SET symbol within a section, where the SET symbol would otherwise be considered local. The expression in the operand field of a GSET must be absolute and cannot include a symbol that is not yet defined. (No forward references are allowed.)

**Note:** See also EQU, SET.

## Example C-49. GSET Directive

---

```
COUNT      GSET      0          ; INITIALIZE COUNT
```

---

## C.3.29 HIMEM Set High Memory Bounds

```
HIMEM      <mem> [<rl>] :<expression> [, ...]
```

The HIMEM directive establishes an absolute high memory bound for code and data generation. <mem> corresponds to one of the DSP memory spaces (X, Y, L, P, E). <rl> is one of the letters R for runtime counter or L for load counter. The <expression> is an absolute integer value within the address range of the machine. If during assembly the specified location counter exceeds the value given by <expression>, a warning is issued.

**Note:** A label is not allowed with this directive. See also LOMEM.

## Example C-50. HIMEM Directive

---

```
HIMEM      XR:$7FFF,YR:$7FFF    ; SET X/Y RUN HIGH MEM
BOUNDS
```

---

## C.3.30 IDENT Object Code Identification Record

```
[<label>]  IDENT      <expression1>,<expression2>
```

The IDENT directive is used to create an identification record for the object module. If <label> is specified, it is used as the module name. If <label> is not specified, then the filename of the source input file is used as the module name. <expression1> is the version number; <expression2> is the revision number. The two expressions must each evaluate to an integer result. The comment field of the IDENT directive is also passed on to the object module.

**Note:** See also COBJ.

## Example C-51. IDENT Directive

If the following line was included in the source file,

```
FFILTER    IDENT    1,2           ; FIR FILTER MODULE
```

then the object module identification record includes the module name (FFILTER), the version number (1), the revision number (2), and the comment field (; FIR FILTER MODULE).

### C.3.31 IF Conditional Assembly Directive

```
IF          <expression>
.
.
[ELSE]      (the ELSE directive is optional)
.
.
ENDIF
```

Part of a program that is to be conditionally assembled must be bounded by an IF-ENDIF directive pair. If the optional ELSE directive are not present, then the source statements following the IF directive and up to the next ENDIF directive is included as part of the source file being assembled only if the <expression> has a nonzero result. If the <expression> has a value of zero, the source file is assembled as if those statements between the IF and the ENDIF directives were never encountered. If the ELSE directive is present and <expression> has a nonzero result, then the statements between the IF and ELSE directives are assembled, and the statements between the ELSE and ENDIF directives are skipped. Alternatively, if <expression> has a value of zero, then the statements between the IF and ELSE directives are skipped, and the statements between the ELSE and ENDIF directives are assembled.

The <expression> must have an absolute integer result and is considered true if it has a nonzero result. The <expression> is false only if it has a result of zero. Because of the nature of the directive, <expression> must be known on pass one (no forward references allowed). IF directives can be nested to any level. The ELSE directive will always refer to the nearest previous IF directive as will the ENDIF directive.

**Note:** A label is not allowed with this directive. See also ENDIF.

**Example C-52. IF Directive**


---

```

IF      @LST>0
DUP     @LST      ; Unwind LIST directive stack
NOLIST
ENDM
ENDIF

```

---

**C.3.32 INCLUDE Include Secondary File**

```
INCLUDE <string> | <<string>>
```

This directive is inserted into the source program at any point where a secondary file is to be included in the source input stream. The string specifies the filename of the secondary file. The filename must be compatible with the operating system and can include a directory specification. If no extension is given for the filename, a default extension of .ASM is supplied.

The file is searched for first in the current directory, unless the <<string>> syntax is used, or in the directory specified in <string>. If the file is not found, and the -I option was used on the command line that invoked the assembler, then the string specified with the -I option is prefixed to <string> and that directory is searched. If the <<string>> syntax is given, the file is searched for only in the directories specified with the -I option.

**Note:** A label is not allowed with this directive. See also MACLIB.

**Example C-53. INCLUDE Directive**


---

```

INCLUDE 'headers/io.asm'; Unix example
INCLUDE 'storage\mem.asm'; MS-DOS example
INCLUDE <data.asm>      ; Do not look in current directory

```

---

**C.3.33 LIST List the Assembly**

```
LIST
```

Print the listing from this point on. The LIST directive is not printed, but the subsequent source lines are output to the source listing. The default is to print the source listing. If the IL option has been specified, the LIST directive has no effect when encountered within the source program.

The LIST directive actually increments a counter that is checked for a positive value and is symmetrical with respect to the NOLIST directive.

Note the following sequence:

```

; Counter value currently 1
LIST                ; Counter value = 2
LIST                ; Counter value = 3
NOLIST              ; Counter value = 2
NOLIST              ; Counter value = 1

```

The listing still would not be disabled until another NOLIST directive was issued.

**Note:** A label is not allowed with this directive. See also NOLIST, OPT.

### Example C-54. LIST Directive

```

IF          LISTON
LIST                ; Turn the listing back on
ENDIF

```

## C.3.34 LOCAL Local Section Symbol Declaration

```
LOCAL      <symbol>[, <symbol>, ..., <symbol>]
```

The LOCAL directive is used to specify that the list of symbols is defined within the current section, and that those definitions are explicitly local to that section. It is useful in cases where a symbol is used as a forward reference in a nested section where the enclosing section contains a like-named symbol. This directive is only valid if used within a program block bounded by the SECTION and ENDSEC directives. The LOCAL directive must appear before <symbol> is defined in the section. If the symbols that appear in the operand field are not defined in the section, an error is generated.

**Note:** A label is not allowed with this directive. See also SECTION, XDEF, XREF.

### Example C-55. LOCAL Directives

```

SECTION      IO
LOCAL        LOOPA      ; LOOPA local to this section
.
.
.
ENDSEC

```

## C.3.35 LOMEM Set Low Memory Bounds

```
LOMEM      <mem>[<rl>]:<expression>[, ...]
```

The LOMEM directive establishes an absolute low memory bound for code and data generation. <mem> corresponds to one of the DSP memory spaces (X, Y, L, P, E). <rl> is one of the letters R for runtime counter or L for load counter. The <expression> is an absolute integer value within the address range of the machine. If during assembly the

specified location counter falls below the value given by <expression>, a warning is issued.

**Note:** A label is not allowed with this directive. See also HIMEM.

#### Example C-56. LOMEM Directive

---

```
LOMEM          XR:$100,YR:$100; SET X/Y RUN LOW MEM BOUNDS
```

---

### C.3.36 LSTCOL Set Listing Field Widths

```
LSTCOL  [<labw>[,<opcw>[,<oprw>[,<opc2w>[,<opr2w>[,<xw>[,<yw>]]]]]]]
```

Sets the width of the output fields in the source listing. Widths are specified in terms of column positions. The starting position of any field is relative to its predecessor except for the label field, which always starts at the same position relative to page left margin, program counter value, and cycle count display. The widths may be expressed as any positive absolute integer expression. However, if the width is not adequate to accommodate the contents of a field, the text is separated from the next field by at least one space.

Any field for which the default is desired may be null. A null field can be indicated by two adjacent commas with no intervening space or by omitting any trailing fields altogether. If the LSTCOL directive is given with no arguments all field widths are reset to their default values.

**Note:** A label is not allowed with this directive. See also PAGE.

#### Example C-57. LSTCOL Directive

---

```
LSTCOL      40,,,,,20,20; Reset label, X, and Y data field widths
```

---

### C.3.37 MACLIB Macro Library

```
MACLIB      <pathname>
```

This directive is used to specify the <pathname> (as defined by the operating system) of a directory that contains macro definitions. Each macro definition must be in a separate file, and the file must be named the same as the macro with the extension .ASM added. For example, BLOCKMV.ASM would be a file that contained the definition of the macro called BLOCKMV.

If the assembler encounters a directive in the operation field that is not contained in the directive or mnemonic tables, the directory specified by <pathname> is searched for a file of the unknown name (with the .ASM extension added). If such a file is found, the current source line is saved, and the file is opened for input as an INCLUDE file. When the end of the file is encountered, the source line is restored and processing is resumed. Because the

source line is restored, the processed file must have a macro definition of the unknown directive name or else an error will result when the source line is restored and processed. However, the processed file is not limited to macro definitions and can include any legal source code statements.

Multiple MACLIB directives may be given, in which case the assembler will search each directory in the order in which it is encountered.

**Note:** A label is not allowed with this directive. See also INCLUDE.

#### Example C-58. MACLIB Directive

---

```
MACLIB 'macros\mymacs\'; IBM PC example
MACLIB 'fftlb/' ; UNIX example
```

---

### C.3.38 MACRO Macro Definition

```
<label>    MACRO      [<dummy argument list>]
            .
            .
            <macro definition statements>
            .
            .
            ENDM
```

The dummy argument list has the following form

```
[<dumarg> [, <dumarg> , ... , <dumarg> ]]
```

The required label is the symbol by which the macro is called. If the macro is named the same as an existing assembler directive or mnemonic, a warning is issued. This warning can be avoided with the RDIRECT directive.

The definition of a macro consists of three parts: the header, which assigns a name to the macro and defines the dummy arguments; the body, which consists of prototype or skeleton source statements; and the terminator. The header is the MACRO directive, its label, and the dummy argument list. The body contains the pattern of standard source statements. The terminator is the ENDM directive.

The dummy arguments are symbolic names that the macro processor replaces with arguments when the macro is expanded (called). Each dummy argument must obey the same rules as symbol names. Dummy argument names that are preceded by an underscore are not allowed. Within each of the three dummy argument fields, the dummy arguments are separated by commas. The dummy argument fields are separated by one or more blanks.

Macro definitions may be nested but the nested macro is not defined until the primary macro is expanded.

**Note:** See also DUP, DUPA, DUPC, DUPF, ENDM.

#### Example C-59. MACRO Directive

---

SWAP_SYM	MACRO	REG1,REG2 ;swap REG1,REG2 using X0 as temp
	MOVE	R\?REG1,X0
	MOVE	R\?REG2,R\?REG1
	MOVE	X0,R\?REG2
	ENDM	

---

### C.3.39 MODE Change Relocation Mode

MODE <ABS [OLUTE] | REL [ATIVE] >

The MODE directive causes the assembler to change to the designated operational mode. This directive may be given at any time in the assembly source to alter the set of location counters used for section addressing. Code generated while in absolute mode is placed in memory at the location determined during assembly. Relocatable code and data are based from the enclosing section start address. The MODE directive has no effect when the command line -A option is issued.

**Note:** A label is not allowed with this directive. See also ORG.

#### Example C-60. MODE Directive

---

MODE	ABS	; Change to absolute mode
------	-----	---------------------------

---

### C.3.40 MSG Programmer Generated Message

MSG [{<str>|<exp>} [, {<str>|<exp>} , ... , {<str>|<exp>} ]]

The MSG directive causes a message to be output by the assembler. The error and warning counts are not affected. The MSG directive is normally used in conjunction with conditional assembly directives for informational purposes. The assembly proceeds normally after the message has been printed. An arbitrary number of strings and expressions, in any order but separated by commas with no intervening white space, can be specified optionally to describe the nature of the message.

**Note:** A label is not allowed with this directive. See also FAIL, WARN.

#### Example C-61. MSG Directive

---

MSG	'Generating sine tables'
-----	--------------------------

---

### C.3.41 NOLIST Stop Assembly Listing

NOLIST

Do not print the listing from this point on (including the NOLIST directive). Subsequent source lines will not be printed.

The NOLIST directive actually decrements a counter that is checked for a positive value and is symmetrical with respect to the LIST directive. Note the following sequence:

```

; Counter value currently 1
LIST                ; Counter value = 2
LIST                ; Counter value = 3
NOLIST              ; Counter value = 2
NOLIST              ; Counter value = 1

```

The listing still is not disabled until another NOLIST directive is issued.

**Note:** A label is not allowed with this directive. See also LIST, OPT.

#### Example C-62. NOLIST Directive

IF	LISTOFF	
NOLIST		; Turn the listing off
ENDIF		

### C.3.42 OPT Assembler Options

OPT <option>[, <option>, ..., <option>] [<comment>]

The OPT directive is used to designate the assembler options. Assembler options are given in the operand field of the source input file and are separated by commas. Options also may be specified using the command line -O option. All options have a default condition. Some options are reset to their default condition at the end of pass one. Some are allowed to have the prefix NO attached to them, which then reverses their meaning.

**Note:** A label is not allowed with this directive.

Options can be grouped by function into five different types:

- Listing format control
- Reporting options
- Message control
- Symbol options
- Assembler operation

### C.3.42.1 Listing Format Control

The following options control the format of the listing file.

FC	Fold trailing comments
FF	Form feeds for page ejects
FM	Format messages
PP	Pretty print listing
RC	Relative comment spacing

### C.3.42.2 Reporting Options

The following options control what is reported in the listing file.

CEX	Print DC expansions
CL	Print conditional assembly directives
CRE	Print symbol cross-reference
DXL	Expand DEFINE directive strings in listing
HDR	Generate listing headers
IL	Inhibit source listing
LOC	Print local labels in cross-reference
MC	Print macro calls
MD	Print macro definitions
MEX	Print macro expansions
MU	Print memory utilization report
NL	Print conditional assembly and section nesting levels
S	Print symbol table
U	Print skipped conditional assembly lines

### C.3.42.3 Message Control

The following options control the types of assembler messages that are generated.

AE	Check address expressions
MSW	Warn on memory space incompatibilities
UR	Flag unresolved references
W	Display warning messages

### C.3.42.4 Symbol Options

The following options deal with the handling of symbols by the assembler.

DEX	Expand DEFINE symbols within quoted strings
IC	Ignore case in symbol names
NS	Support symbol scoping in nested sections
SCL	Scope structured control statement labels
SCO	Structured control statement labels to listing/object file
SO	Write symbols to object file
XLL	Write local labels to object file
XR	Recognize XDEFed symbols without XREF

### C.3.42.5 Assembler Operation

The following are miscellaneous options having to do with internal assembler operation.

CC	Enable cycle counts
CK	Enable checksumming
CM	Preserve comment lines within macros
CONST	Make EQU symbols assembly time constants
CONTCK	Continue checksumming
DLD	Do not restrict directives in loops
GL	Make all section symbols global
GS	Make all sections global static
INTR	Perform interrupt location checks
LB	Byte increment load counter
LDB	Listing file debug
MI	Scan MACLIB directories for include files
PS	Pack strings
PSM	Programmable short addressing mode
RP	Generate NOP to accommodate pipeline delay
RSV	Check reserve data memory locations
SI	Interpret short immediate as long or sign extended
SVO	Preserve object file on errors

Following are descriptions of the individual options. The parenthetical inserts specify default if the option is the default condition and reset if the option is reset to its default state at the end of pass one.

- AE** (default, reset) Check address expressions for appropriate arithmetic operations. For example, this will check that only valid add or subtract operations are performed on address terms.
- CC** Enable cycle counts and clear total cycle count. Cycle counts are shown on the output listing for each instruction. Cycle counts assume a full instruction fetch pipeline and no wait states.
- CEX** Print DC expansions.
- CK** Enable checksumming of instruction and data values and clear cumulative checksum. The checksum value can be obtained using the @CHK() function.
- CL** (default, reset) Print the conditional assembly directives.
- CM** (default, reset) Preserve comment lines of macros when they are defined. Note that any comment line within a macro definition that starts with two consecutive semicolons (;;) is never preserved in the macro definition.
- CONST** EQU symbols are maintained as assembly time constants and will not be sent to the object file. This option, if used, must be specified before the first symbol in the source program is defined.
- CONTC** Reenable cycle counts. Does not clear total cycle counts. The cycle count for each instruction is shown on the output listing.
- CONTCK** Reenable checksumming of instructions and data. Does not clear cumulative checksum value.
- CRE** Print a cross reference table at the end of the source listing. This option, if used, must be specified before the first symbol in the source program is defined.
- DEX** Expand DEFINE symbols within quoted strings. Can also be done on a case-by-case basis using double-quoted strings.
- DLD** Do not restrict directives in DO loops. The presence of some directives in DO loops does not make sense, including some OPT directive variations. This option suppresses errors on particular directives in loops.
- DXL** (default, reset) Expand DEFINE directive strings in listing.

FC	Fold trailing comments. Any trailing comments that are included in a source line are folded underneath the source line and aligned with the opcode field. Lines that start with the comment character are aligned with the label field in the source listing. The FC option is useful for displaying the source listing on 80 column devices.
FF	Use form feeds for page ejects in the listing file.
FM	Format assembler messages so that the message text is aligned and broken at word boundaries.
GL	Make all section symbols global. This has the same effect as declaring every section explicitly GLOBAL. This option must be given before any sections are defined explicitly in the source file.
GS	(default, reset in absolute mode) Make all sections global static. All section counters and attributes are associated with the GLOBAL section. This option must be given before any sections are defined explicitly in the source file.
HDR	(default, reset) Generate listing header along with titles and subtitles.
IC	Ignore case in symbol, section, and macro names. This directive must be issued before any symbols, sections, or macros are defined.
IL	Inhibit source listing. This option will stop the assembler from producing a source listing.
INTR	(default, reset in absolute mode) Perform interrupt location checks. Certain DSP instructions may not appear in the interrupt vector locations in program memory. This option enables the assembler to check for these instructions when the program counter is within the interrupt vector bounds.
LB	Increment load counter (if different from runtime) by number of bytes in DSP word to provide byte-wide support for overlays in bootstrap mode. This option must appear before any code or data generation.
LDB	Use the listing file as the debug source file rather than the assembly language file. The -L command line option to generate a listing file must be specified for this option to take effect.
LOC	Include local labels in the symbol table and cross-reference listing. Local labels are not normally included in these listings. If neither the S or CRE options are specified, then this option has no effect. The LOC option must be specified before the first symbol is encountered in the source file.
MC	(default, reset) Print macro calls.
MD	(default, reset) Print macro definitions.

MEX	Print macro expansions.
MI	Scan MACLIB directory paths for include files. The assembler ordinarily looks for included files only in the directory specified in the INCLUDE directory or in the paths given by the -I command line option. If the MI option is used the assembler also looks for included files in any designated MACLIB directories.
MSW	(default, reset) Issue warning on memory space incompatibilities.
MU	Include a memory utilization report in the source listing. This option must appear before any code or data generation.
NL	Display conditional assembly (IF-ELSE-ENDIF) and section nesting levels on listing.
NOAE	Do not check address expressions.
NOCC	(default, reset) Disable cycle counts. Does not clear total cycle count.
NOCEX	(default, reset) Do not print DC expansions.
NOCK	(default, reset) Disable checksumming of instruction and data values.
NOCL	Do not print the conditional assembly directives.
NOCM	Do not preserve comment lines of macros when they are defined.
NODEX	(default, reset) Do not expand DEFINE symbols within quoted strings.
NODLD	(default, reset) Restrict use of certain directives in DO loop.
NODXL	Do not expand DEFINE directive strings in listing.
NOFC	(default, reset) Inhibit folded comments.
NOFF	(default, reset) Use multiple line feeds for page ejects in the listing file.
NOFM	(default, reset) Do not format assembler messages.
NOGS	(default, reset in relative mode) Do not make all sections global static.
NOHDR	Do not generate listing header. This also turns off titles and subtitles.
NOINTR	(default, reset in relative mode) Do not perform interrupt location checks.
NOMC	Do not print macro calls.
NOMD	Do not print macro definitions.
NOMEX	(default, reset) Do not print macro expansions.
NOMI	(default, reset) Do not scan MACLIB directory paths for include files.
NOMSW	Do not issue warning on memory space incompatibilities.
NONL	(default, reset) Do not display nesting levels on listing.

NONS	Do not allow scoping of symbols within nested sections.
NOPP	Do not pretty print listing file. Source lines are sent to the listing file as they are encountered in the source, with the exception that tabs are expanded to spaces and continuation lines are concatenated into a single physical line for printing.
NOPS	Do not pack strings in DC directive. Individual bytes in strings are stored one byte per word.
NORC	(default, reset) Do not space comments relatively.
NORP	(default, reset) Do not generate instructions to accommodate pipeline delay.
NOSCL	Do not maintain the current local label scope when a structured control statement label is encountered.
NOU	(default, reset) Do not print the lines excluded from the assembly due to a conditional assembly directive.
NOUR	(default, reset) Do not flag unresolved external references.
NOW	Do not print warning messages.
NS	(default, reset) Allow scoping of symbols within nested sections.
PP	(default, reset) Pretty print listing file. The assembler attempts to align fields at a consistent column position without regard to source file formatting.
PS	(default, reset) Pack strings in DC directive. Individual bytes in strings are packed into consecutive target words for the length of the string.
RC	Space comments relatively in listing fields. By default, the assembler always places comments at a consistent column position in the listing file. This option allows the comment field to float: on a line containing only a label and opcode, the comment begins in the operand field.
RP	Generate NOP instructions to accommodate pipeline delay. If an address register is loaded in one instruction then the contents of the register is not available for use as a pointer until <u>after</u> the next instruction. Ordinarily when the assembler detects this condition it issues an error message. The RP option will cause the assembler to output a NOP instruction into the output stream instead of issuing an error.
S	Print symbol table at the end of the source listing. This option has no effect if the CRE option is used.

SCL	(default, reset) Structured control statements generate non-local labels that ordinarily are not visible to the programmer. This can create problems when local labels are interspersed among structured control statements. This option causes the assembler to maintain the current local label scope when a structured control statement label is encountered.
SCO	Send structured control statement labels to object and listing files. Normally the assembler does not externalize these labels. This option must appear before any symbol definition.
SO	Write symbol information to object file. This option is recognized but performs no operation in COFF assemblers.
SVO	Preserve object file on errors. Normally any object file produced by the assembler is deleted if errors occur during assembly. This option must be given before any code or data is generated.
U	Print the unassembled lines skipped due to failure to satisfy the condition of a conditional assembly directive.
UR	Generate a warning at assembly time for each unresolved external reference. This option works only in relocatable mode.
W	(default, reset) Print all warning messages.
WEX	Add warning count to exit status. Ordinarily the assembler exits with a count of errors. This option causes the count of warnings to be added to the error count.
XLL	Write underscore local labels to object file. This is primarily used to aid debugging. This option, if used, must be specified before the first symbol in the source program is defined.
XR	Causes XDEFed symbols to be recognized within other sections without being XREFed. This option, if used, must be specified before the first symbol in the source program is encountered.

## Example C-63. OPT Directive

OPT	CEX,MEX	; Turn on DC and macro expansions
OPT	CRE,MU	; Cross reference, memory utilization

### C.3.43 ORG Initialize Memory Space and Location Counters

```
ORG <rms> [<rlc>] [<rmpr>] : [<exp1>] [, <lms> [<llc>] [<lmp>] : [<exp2>]]
ORG <rms> [<rmpr>] [( <rce> )] : [<exp1>] [, <lms> [<lmp>] [( <lce> )] : [<exp2>]]
```

The ORG directive is used to specify addresses and to indicate memory space and mapping changes. It also can designate an implicit counter mode switch in the assembler and serves as a mechanism for initiating overlays.

**Note:** A label is not allowed with this directive.

The parameters used with the ORG directive are as follows

- <rms> Which memory space (X, Y, L, P, or E) is used as the runtime memory space. If the memory space is L, any allocated datum with a value greater than the target word size is extended to two words; otherwise, it is truncated. If the memory space is E, then depending on the memory space qualifier, any generated words are split into bytes, one byte per word, or a 16/8-bit combination.
- <rlc> Which runtime counter H, L, or default (if neither H or L is specified), that is associated with the <rms> is used as the runtime location counter.
- <rmpr> Indicates the runtime physical mapping to DSP memory: I—internal, E—external, R—ROM, A—port A, B—port B. If not present, no explicit mapping is done.
- <rce> Non-negative absolute integer expression representing the counter number to be used as the runtime location counter. Must be enclosed in parentheses. Should not exceed the value 65535.
- <exp1> Initial value to assign to the runtime counter used as the <rlc>. If <exp1> is a relative expression the assembler uses the relative location counter. If <exp1> is an absolute expression the assembler uses the absolute location counter. If <exp1> is not specified, then the last value and mode that the counter had is used.
- <lms> Which memory space (X, Y, L, P, or E) is used as the load memory space. If the memory space is L, any allocated datum with a value greater than the target word size is extended to two words; otherwise, it is truncated. If the memory space is E, then depending on the memory space qualifier, any generated words are split into bytes, one byte per word, or a 16/8-bit combination.
- <llc> Which load counter, H, L, or default (if neither H or L is specified), that is associated with the <lms> is used as the load location counter.

- <imp> Indicates the load physical mapping to DSP memory: I—internal, E—external, R—ROM, A—port A, B—port B. If not present, no explicit mapping is done.
- <lce> Non-negative absolute integer expression representing the counter number to be used as the load location counter. Must be enclosed in parentheses. Should not exceed the value 65535.
- <exp2> Initial value to assign to the load counter used as the <llc>. If <exp2> is a relative expression the assembler uses the relative location counter. If <exp2> is an absolute expression the assembler uses the absolute location counter. If <exp2> is not specified, then the last value and mode that the counter had is used.

If the last half of the operand field in an ORG directive dealing with the load memory space and counter is not specified, then the assembler assumes that the load memory space and load location counter are the same as the runtime memory space and runtime location counter. In this case, object code is being assembled to be loaded into the address and memory space where it is when the program is run; it is not an overlay.

If the load memory space and counter are given in the operand field, then the assembler always generates code for an overlay. Whether the overlay is absolute or relocatable depends upon the current operating mode of the assembler and whether the load counter value is an absolute or relative expression. If the assembler is running in absolute mode, or if the load counter expression is absolute, then the overlay is absolute. If the assembler is in relative mode and the load counter expression is relative, the overlay is relocatable. Runtime relocatable overlay code is addressed relative to the location given in the runtime location counter expression. This expression, if relative, may not refer to another overlay block.

**Note:** See also MODE.

#### Example C-64. ORG Directive

---

```
ORG P:$1000
```

Sets the runtime memory space to P. Selects the default runtime counter (counter 0) associated with P space to use as the runtime location counter and initializes it to \$1000. The load memory space is implied to be P, and the load location counter is assumed to be the same as the runtime location counter.

## Example C-64. ORG Directive (Continued)

---

ORG PHE:

Sets the runtime memory space to P. Selects the H load counter (counter 2) associated with P space to use as the runtime location counter. The H counter will not be initialized, and its last value is used. Code generated hereafter is mapped to external (E) memory. The load memory space is implied to be P, and the load location counter is assumed to be the same as the runtime location counter.

ORG PI:OVL1,Y:

Indicates code is generated for an overlay. The runtime memory space is P, and the default counter is used as the runtime location counter. It is reset to the value of OVL1. If the assembler is in absolute mode via the -A command line option then OVL1 must be an absolute expression. If OVL1 is an absolute expression the assembler uses the absolute runtime location counter. If OVL1 is a relocatable value the assembler uses the relative runtime location counter. In this case OVL1 must not itself be an overlay symbol (i.e., defined within an overlay block). The load memory space is Y. Since neither H, L, nor any counter expression was specified as the load counter, the default load counter (counter 0) is used as the load location counter. The counter value and mode are whatever they were the last time they were referenced.

ORG XL:,E8:

Sets the runtime memory space to X. Selects the L counter (counter 1) associated with X space to use as the runtime location counter. The L counter is not initialized, and its last value is used. The load memory space is set to E, and the qualifier 8 indicates a bitwise RAM configuration. Instructions and data are generated eight bits per output word with byte-oriented load addresses. The default load counter is used, and there is no explicit load origin.

ORG P(5):,Y:\$8000

Indicates code is generated for an absolute overlay. The runtime memory space is P, and the counter used as the runtime location counter is counter 5. It will not be initialized, and the last previous value of counter 5 is used. The load memory space is Y. Since neither H, L, nor any counter expression was specified as the load counter, the default load counter (counter 0) is used as the load location counter. The default load counter is initialized to \$8000.

---

## C.3.44 PAGE Top of Page/Size Page

PAGE [`<exp1>` [, `<exp2>` . . . , `<exp5>` ] ]

The PAGE directive has two forms:

1. If no arguments are supplied, then the assembler advances the listing to the top of the next page. In this case, the PAGE directive is not output.
2. The PAGE directive with arguments can be used to specify the printed format of the output listing. Arguments may be any positive absolute integer expression. The arguments in the operand field (as explained below) are separated by commas. Any argument can be left as the default or last set value by omitting the argument and using two adjacent commas. The PAGE directive with arguments will not cause a page eject and is printed in the source listing.

**Note:** A label is not allowed with this directive.

The arguments in order are as follows:

1. **PAGE\_WIDTH** `<exp1>`—Page width in terms of number of output columns per line (default 80, min 1, max 255).
2. **PAGE\_LENGTH** `<exp2>`—Page length in terms of total number of lines per page (default 66, min 10, max 255). As a special case a page length of zero turns off all headers, titles, subtitles, and page breaks.
3. **BLANK\_TOP** `<exp3>`—Blank lines at top of page (default 0, min 0, max see below).
4. **BLANK\_BOTTOM** `<exp4>`—Blank lines at bottom of page (default 0, min 0, max see below).
5. **BLANK\_LEFT** `<exp5>`—Blank left margin. Number of blank columns at the left of the page (default 0, min 0, max see below).

The following relationships must be maintained:

```
BLANK_TOP + BLANK_BOTTOM <= PAGE_LENGTH - 10
BLANK_LEFT < PAGE_WIDTH
```

**Note:** See also LSTCOL.

### Example C-65. PAGE Directive

```
PAGE      132,,3,3    ; Set width to 132, 3 line top/bottom margins
PAGE                                ; Page eject
```

## C.3.45 PMACRO Purge Macro Definition

PMACRO `<symbol>` [, `<symbol>` , . . . , `<symbol>` ]

The specified macro definition is purged from the macro table, allowing the macro table space to be reclaimed.

**Note:** A label is not allowed with this directive. See also MACRO.

---

#### Example C-66. PMACRO Directive

---

```
PMACRO      MAC1,MAC2
```

This statement would cause the macros named MAC1 and MAC2 to be purged.

---

### C.3.46 PRCTL Send Control String to Printer

```
PRCTL      <exp>I<string>,...,<exp>I<string>
```

PRCTL simply concatenates its arguments and ships them to the listing file. (The directive line itself is not printed unless there is an error.) <exp> is a byte expression and <string> is an assembler string. A byte expression would be used to encode non-printing control characters, such as ESC. The string may be of arbitrary length, up to the maximum assembler-defined limits.

PRCTL may appear anywhere in the source file and the control string is output at the corresponding place in the listing file. However, if a PRCTL directive is the last line in the last input file to be processed, the assembler insures that all error summaries, symbol tables, and cross-references have been printed before sending out the control string. This is so a PRCTL directive can be used to restore a printer to a previous mode after printing is done. Similarly, if the PRCTL directive appears as the first line in the first input file, the control string is output before page headings or titles.

The PRCTL directive only works if the -L command line option is given; otherwise it is ignored.

**Note:** A label is not allowed with this directive.

---

#### Example C-67. PRCTL Directive

---

```
PRCTL      $1B,'E'      ; Reset HP LaserJet printer
```

---

### C.3.47 RADIX Change Input Radix for Constants

```
RADIX      <expression>
```

Changes the input base of constants to the result of <expression>. The absolute integer expression must evaluate to one of the legal constant bases (2, 10, or 16). The default radix is 10. The RADIX directive allows the programmer to specify constants in a preferred radix without a leading radix indicator. The radix prefix for base 10 numbers is the grave accent (`). Note that if a constant is used to alter the radix, it must be in the appropriate input base at the time the RADIX directive is encountered.

**Note:** A label is not allowed with this directive.

**Example C-68. RADIX Directive**

_RAD10	DC	10	; Evaluates to hex A
	RADIX	2	
_RAD2	DC	10	; Evaluates to hex 2
	RADIX	'16	
_RAD16	DC	10	; Evaluates to hex 10
	RADIX	3	; Bad radix expression

**C.3.48 RDIRECT Remove Directive or Mnemonic from Table**

**RDIRECT**      <direc>[, <direc>, ..., <direc>]

The RDIRECT directive is used to remove directives from the assembler directive and mnemonic tables. If the directive or mnemonic that has been removed is later encountered in the source file, it is assumed to be a macro. Macro definitions that have the same name as assembler directives or mnemonics will cause a warning message to be output unless the RDIRECT directive has been used to remove the directive or mnemonic name from the assembler's tables. Additionally, if a macro is defined through the MACLIB directive with the same name as an existing directive or opcode, it will not automatically replace that directive or opcode as previously described. In this case, the RDIRECT directive must be used to force the replacement.

Since the effect of this directive is global, it cannot be used in an explicitly-defined section. (See SECTION directive.) An error results if the RDIRECT directive is encountered in a section.

**Note:**      A label is not allowed with this directive.

**Example C-69. RDIRECT Directive**

<b>RDIRECT</b>	<b>PAGE, MOVE</b>
----------------	-------------------

This causes the assembler to remove the PAGE directive from the directive table and the MOVE mnemonic from the mnemonic table.

**C.3.49 SCSJMP Set Structured Control Statement Branching Mode**

**SCSJMP**      {SHORT | LONG | NONE}

The SCSJMP directive is analogous to the FORCE directive, but it only applies to branches generated automatically by structured control statements. (See Section C.4, "Structured Control Statements," on page C-54.) There is no explicit way, as with a forcing operator, to force a branch short or long when it is produced by a structured control statement. This directive causes all branches resulting from subsequent structured control statements to be forced to the specified mode.

Just like the FORCE pseudo-op, errors can result if a value is too large to be forced short. For relocatable code, the error may not occur until the linking phase.

**Note:** See also FORCE, SCSREG. A label is not allowed with this directive.

### Example C-70. SCSJMP Directive

---

```
SCSJMP    SHORT    ; force all subsequent SCS jumps short
```

---

## C.3.50 SCSREG Reassign Structured Control Statement Registers

```
SCSREG    [<srcreg> [, <dstreg> [, <tmpreg> [, <extreg>]]]]
```

The SCSREG directive reassigns the registers used by structured control statement (SCS) directives. It is convenient for reclaiming default SCS registers when they are needed as application operands within a structured control construct. <srcreg> is ordinarily the source register for SCS data moves. <dstreg> is the destination register. <tmpreg> is a temporary register for swapping SCS operands. <extreg> is an extra register for complex SCS operations. With no arguments, SCSREG resets the SCS registers to their default assignments.

The SCSREG directive should be used judiciously to avoid register context errors during SCS expansion. Source and destination registers may not necessarily be used strictly as source and destination operands. The assembler does no checking of reassigned registers beyond validity for the target processor. Errors can result when a structured control statement is expanded and an improper register reassignment has occurred. It is recommended that the MEX option (see the OPT directive) be used to examine structured control statement expansion for relevant constructs to determine default register usage and applicable reassignment strategies.

**Note:** See also OPT (MEX), SCSJMP. A label is not allowed with this directive.

### Example C-71. SCSREG Directive

---

```
SCSREG    Y0,B      ; reassign SCS source and dest. registers
```

---

## C.3.51 SECTION Start Section

```
SECTION    <symbol>    [GLOBAL | STATIC | LOCAL]
.
.
<section source statements>
.
.
ENDSEC
```

The SECTION directive defines the start of a section. All symbols that are defined within a section have the <symbol> associated with them as their section name. This serves to

protect them from like-named symbols elsewhere in the program. By default, a symbol defined inside any given section is private to that section unless the GLOBAL or LOCAL qualifier accompanies the SECTION directive.

Any code or data inside a section is considered an indivisible block with respect to relocation. Code or data associated with a section is independently relocatable within the memory space to which it is bound, unless the STATIC qualifier follows the SECTION directive on the instruction line.

Symbols within a section are generally distinct from other symbols used elsewhere in the source program, even if the symbol name is the same. This is true as long as the section name associated with each symbol is unique, the symbol is not declared public (XDEF/GLOBAL), and the GLOBAL or LOCAL qualifier is not used in the section declaration. Symbols that are defined outside of a section are considered global symbols and have no explicit section name associated with them. Global symbols may be referenced freely from inside or outside of any section, as long as the global symbol name does not conflict with another symbol by the same name in a given section.

If the GLOBAL qualifier follows the <section name> in the SECTION directive, then all symbols defined in the section until the next ENDSEC directive are considered global. The effect is as if every symbol in the section were declared with GLOBAL. This is useful when a section needs to be independently relocatable, but data hiding is not desired.

If the STATIC qualifier follows the <section name> in the SECTION directive, then all code and data defined in the section until the next ENDSEC directive are relocated in terms of the immediately enclosing section. The effect with respect to relocation is as if all code and data in the section were defined within the parent section. This is useful when a section needs data hiding, but independent relocation is not required.

If the LOCAL qualifier follows the <section name> in the SECTION directive, then all symbols defined in the section until the next ENDSEC directive are visible to the immediately enclosing section. The effect is as if every symbol in the section were defined within the parent section. This is useful when a section needs to be independently relocatable, but data hiding within an enclosing section is not required.

The division of a program into sections controls not only labels and symbols but also macros and DEFINE directive symbols. Macros defined within a section are private to that section and are distinct from macros defined in other sections even if they have the same macro name. Macros defined outside of sections are considered global and may be used within any section. Similarly, DEFINE directive symbols defined within a section are private to that section and DEFINE directive symbols defined outside of any section are globally applied. There are no directives that correspond to XDEF for macros or DEFINE

symbols, and therefore, macros and DEFINE symbols defined in a section can never be accessed globally. If global accessibility is desired, the macros and DEFINE symbols should be defined outside of any section.

Sections can be nested to any level. When the assembler encounters a nested section, the current section is stacked and the new section is used. When the ENDSEC directive of the nested section is encountered, the assembler restores the old section and uses it. The ENDSEC directive always applies to the most previous SECTION directive. Nesting sections provides a measure of scoping for symbol names, in that symbols defined within a given section are visible to other sections nested within it. For example, if section B is nested inside section A, then a symbol defined in section A can be used in section B without XDEFing in section A or XREFing in section B. This scoping behavior can be turned off and on with the NONS and NS options respectively. (See the OPT directive.)

Sections may also be split into separate parts. That is, <section name> can be used multiple times with SECTION and ENDSEC directive pairs. If this occurs, then these separate (but identically named) sections can access each others symbols freely without the use of the XREF and XDEF directives. If the XDEF and XREF directives are used within one section, they apply to all sections with the same section name. The reuse of the section name is allowed to permit the program source to be arranged in an arbitrary manner (e.g., all statements that reserve X space storage locations grouped together) but retain the privacy of the symbols for each section.

When the assembler operates in relative mode (the default), sections act as the basic grouping for relocation of code and data blocks. For every section defined in the source, a set of location counters is allocated for each DSP memory space. These counters are used to maintain offsets of data and instructions relative to the beginning of the section. At link time, sections can be relocated to an absolute address, loaded in a particular order, or linked contiguously as specified by the programmer. Sections which are split into parts or among files are logically recombined so that each section can be relocated as a unit.

Sections may be relocatable or absolute. In the assembler absolute mode (command line -A option) all sections are considered absolute. A full set of locations counters is reserved for each absolute section unless the GS option is given. (See the OPT directive.) In relative mode, all sections are initially relocatable. However, a section or a part of a section may be made absolute either implicitly by using the ORG directive or explicitly through use of the MODE directive.

**Note:** A label is not allowed with this directive. See also MODE, ORG, GLOBAL, LOCAL, XDEF, XREF.

**Example C-72. SECTION Directive**


---

```
SECTION    TABLES    ; TABLES will be the section name
```

---

**C.3.52 SET Set Symbol to a Value**

```
<label>    SET    <expression>
            SET    <label>    <expression>
```

The SET directive is used to assign the value of the expression in the operand field to the label. The SET directive functions somewhat like the EQU directive. However, labels defined via the SET directive can have their values redefined in another part of the program (but only through the use of another SET directive). The SET directive is useful in establishing temporary or reusable counters within macros. The expression in the operand field of a SET must be absolute and cannot include a symbol that is not yet defined. (No forward references are allowed.)

**Note:** See also EQU, GSET.

**Example C-73. SET Directive**


---

```
COUNT    SET    0    ; INITIALIZE COUNT
```

---

**C.3.53 STITLE Initialize Program Sub-Title**

```
STITLE    [<string>]
```

The STITLE directive initializes the program subtitle to the string in the operand field. The subtitle is printed on the top of all succeeding pages until another STITLE directive is encountered. The subtitle is initially blank. The STITLE directive will not be printed in the source listing. An STITLE directive with no string argument causes the current subtitle to be blank.

**Note:** A label is not allowed with this directive. See also TITLE.

**Example C-74. STITLE Directive**


---

```
STITLE    'COLLECT SAMPLES'
```

---

**C.3.54 SYMOBJ Write Symbol Information to Object File**

```
SYMOBJ    <symbol> [, <symbol>, ..., <symbol>]
```

The SYMOBJ directive causes information for each <symbol> to be written to the object file. This directive is recognized but currently performs no operation in COFF assemblers.

**Note:** A label is not allowed with this directive.

**Example C-75. SYMOBJ**


---

SYMOBJ	XSTART, HIRTN, ERRPROC
--------	------------------------

---

**C.3.55 TABS Set Listing Tab Stops**

TABS	<tabstops>
------	------------

The TABS directive allows resetting the listing file tab stops from the default value of 8.

**Note:** A label is not allowed with this directive. See also LSTCOL.

**Example C-76. TABS Directive**


---

TABS	4	; Set listing file tab stops to 4
------	---	-----------------------------------

---

**C.3.56 TITLE Initialize Program Title**

TITLE	[<string>]
-------	------------

The TITLE directive initializes the program title to the string in the operand field. The program title is printed on the top of all succeeding pages until another TITLE directive is encountered. The title is initially blank. The TITLE directive is not printed in the source listing. A TITLE directive with no string argument causes the current title to be blank.

**Note:** A label is not allowed with this directive. See also STITLE.

**Example C-77. TITLE Directive**


---

TITLE	'FIR FILTER'
-------	--------------

---

**C.3.57 UNDEF Undefine DEFINE Symbol**

UNDEF	[<symbol>]
-------	------------

The UNDEF directive causes the substitution string associated with <symbol> to be released, and <symbol> will no longer represent a valid DEFINE substitution. See the DEFINE directive for more information.

**Note:** A label is not allowed with this directive. See also DEFINE.

**Example C-78. UNDEF Directive**


---

UNDEF	DEBUG ; UNDEFINES THE DEBUG SUBSTITUTION STRING
-------	---

---

**C.3.58 WARN Programmer Generated Warning**

WARN	[{<str> <exp>} [, {<str> <exp>} , . . . , {<str> <exp>} ]]
------	--

The WARN directive causes a warning message to be output by the assembler. The total warning count is incremented as with any other warning. The WARN directive is

normally used in conjunction with conditional assembly directives for exceptional condition checking. The assembly proceeds normally after the warning has been printed. An arbitrary number of strings and expressions, in any order but separated by commas with no intervening white space, can be specified optionally to describe the nature of the generated warning.

**Note:** A label is not allowed with this directive. See also FAIL, MSG.

## Example C-79. WARN Directive

---

WARN	'parameter too large'
------	-----------------------

---

## C.3.59 XDEF External Section Symbol Definition

XDEF                      <symbol> [, <symbol> , . . . , <symbol>]

The XDEF directive is used to specify that the list of symbols is defined within the current section, and that those definitions should be accessible by sections with a corresponding XREF directive. This directive is only valid if used within a program section bounded by the SECTION and ENDSEC directives. The XDEF directive must appear before <symbol> is defined in the section. If the symbols that appear in the operand field are not defined in the section, an error is generated.

**Note:** A label is not allowed with this directive. See also SECTION, XREF.

## Example C-80. XDEF Directive

---

SECTION	IO	
XDEF	LOOPA	; LOOPA will be accessible by sections with XREF
.		
.		
.		
ENDSEC		

---

## C.3.60 XREF External Section Symbol Reference

XREF                      <symbol> [, <symbol> , . . . , <symbol>]

The XREF directive is used to specify that the list of symbols is referenced in the current section but is not defined within the current section. These symbols must either have been defined outside of any section or declared as globally accessible within another section using the XDEF directive. If the XREF directive is not used to specify that a symbol is defined globally and the symbol is not defined within the current section, an error is generated, and all references within the current section to such a symbol are flagged as undefined. The XREF directive must appear before any reference to <symbol> in the section.

**Note:** A label is not allowed with this directive. See also SECTION, XDEF.

### Example C-81. XREF Directive

SECTION	FILTER	
XREF	AA,CC,DD	; XDEFed symbols within section
.		
.		
.		
ENDSEC		

## C.4 Structured Control Statements

An assembly language provides an instruction set for performing certain rudimentary operations. These operations in turn may be combined into control structures such as loops (FOR, REPEAT, WHILE) or conditional branches (IF-THEN, IF-THEN-ELSE). The assembler, however, accepts formal, high-level directives that specify these control structures, generating the appropriate assembly language instructions for their efficient implementation. This use of structured control statement directives improves the readability of assembly language programs without compromising the desirable aspects of programming in an assembly language.

### C.4.1 Structured Control Directives

The following directives are used for structured control. Note the leading period, which distinguishes these keywords from other directives and mnemonics. Structured control directives may be specified in either upper or lower case, but they must appear in the opcode field of the instruction line (i.e., they must be preceded either by a label, a space, or a tab).

<b>.BREAK</b>	<b>.ENDI</b>	<b>.LOOP</b>
<b>.CONTINUE</b>	<b>.ENDL</b>	<b>.REPEAT</b>
<b>.ELSE</b>	<b>.ENDW</b>	<b>.UNTIL</b>
<b>.ENDF</b>	<b>.FOR</b>	<b>.WHILE</b>
<b>.IF</b>		

In addition, the following keywords are used in structured control statements:

<b>AND</b>	<b>DOWNTO</b>	<b>TO</b>
<b>BY</b>	<b>OR</b>	
<b>DO</b>	<b>THEN</b>	

**Note:** AND, DO, and OR are reserved assembler instruction mnemonics.

## C.4.2 Syntax

The formats for the “.BREAK”, “.CONTINUE”, “.FOR”, “.IF”, “.LOOP”, “.REPEAT”, and “.WHILE” statements are given in sections C.4.2.1 through C.4.2.7. Syntactic variables used in the formats are defined as follows:

- **<expression>**—A simple or compound expression (Section C.4.3).
- **<stmtlist>**—Zero or more assembler directives, structured control statements, or executable instructions.

**Note:** An assembler directive occurring within a structured control statement is examined exactly once—at assembly time. Thus the presence of a directive within a .FOR, .LOOP, .REPEAT, or .WHILE statement does not imply repeated occurrence of an assembler directive; nor does the presence of a directive within an .IF-THEN-.ELSE structured control statement imply conditional assembly.

- **<op1>**—A user-defined operand whose register/memory location holds the .FOR loop counter. The effective address must use a memory alterable addressing mode (i.e., it cannot be an immediate value).
- **<op2>**—The initial value of the .FOR loop counter. The effective address may be any mode and may represent an arbitrary assembler expression.
- **<op3>**—The terminating value of the .FOR loop counter. The effective address may be any mode and may represent an arbitrary assembler expression.
- **<op4>**—The step (increment/decrement) of the .FOR loop counter each time through the loop. If not specified, it defaults to a value of #1. The effective address may be any mode and may represent an arbitrary assembler expression.
- **<cnt>**—The terminating value in a .LOOP statement. This can be any arbitrary assembler expression.

All structured control statements may be followed by normal assembler comments on the same logical line.

### C.4.2.1 .BREAK Statement

**.BREAK**

The .BREAK statement causes an immediate exit from the innermost enclosing loop construct (.WHILE, .REPEAT, .FOR, .LOOP). A .BREAK statement does not exit an .IF-THEN-.ELSE construct. If a .BREAK is encountered with no loop statement active, a warning is issued.

**Note:** .BREAK should be used with care near .ENDL directives or near the end of DO loops. It generates a jump instruction which is illegal in those contexts.

The `.CONTINUE` statement causes the next iteration of a looping construct (“`.WHILE`”, “`.REPEAT`”, “`.FOR`”, “`.LOOP`”) to begin. This means that the loop expression or operand comparison is performed immediately, bypassing any subsequent instructions. If a `.CONTINUE` is encountered with no loop statement active, a warning is issued.

Initialize <op1> to <op2> and perform <stmtlist> until <op1> is greater (TO) or less than (DOWNTO) <op3>. Makes use of a user-defined operand, <op1>, to serve as a loop counter. .FOR-TO allows counting upward, while .FOR-DOWNTO allows counting

downward. The programmer may specify an increment/decrement step size in <op4>, or elect the default step size of #1 by omitting the BY clause. A .FOR-TO loop is not executed if <op2> is greater than <op3> upon entry to the loop. Similarly, a .FOR-DOWNTO loop is not executed if <op2> is less than <op3>.

<op1> must be a writable register or memory location. It is initialized at the beginning of the loop and updated at each pass through the loop. Any immediate operands must be preceded by a pound sign (#). Memory references must be preceded by a memory space qualifier (X:, Y:, or P:). L memory references are not allowed. Operands must be or refer to single-word values.

The logic generated by the .FOR directive makes use of several DSP data registers. In fact, two data registers are used to hold the step and target values, respectively, throughout the loop; they are never reloaded by the generated code. It is recommended that these registers not be used within the body of the loop, or that they be saved and restored prior to loop evaluation.

**Note:** The DO keyword is optional.

#### Example C-84. .FOR Statement

```
.FOR      X:CNT  =  #0  TO  Y:(targ*2)+114; loop on X:CNT
.
.
.
.ENDF
```

#### C.4.2.4 .IF Statement

```
.IF      <expression>[THEN]
<stmtlist>
[.ELSE
<stmtlist>]
.ENDI
```

If <expression> is true, execute <stmtlist> following THEN (the keyword THEN is optional); if <expression> is false, execute <stmtlist> following .ELSE, if present; otherwise, advance to the instruction following .ENDI.

**Note:** In the case of nested .IF-THEN-.ELSE statements, each .ELSE refers to the most recent .IF-THEN sequence.

#### Example C-85. .IF Statement

```
.IF      <EQ>      ; zero bit set?
.
.
.
.ENDI
```

## C.4.2.5 .LOOP Statement

```
.LOOP <cnt>
<stmtlist>
.ENDL
```

Execute <stmtlist> <cnt> times. This is similar to the “.FOR” loop construct, except that the initial counter and step value are implied to be #1. It is actually a shorthand method for setting up a hardware DO loop on the DSP without having to worry about addressing modes or label placement.

Since the .LOOP statement generates instructions for a hardware DO loop, the same restrictions apply as to the use of certain instructions near the end of the loop, nesting restrictions, etc. One or more “.CONTINUE” directives inside a .LOOP construct generate a NOP instruction just before the loop address.

### Example C-86. .LOOP Statement

```
.LOOP      LPCNT      ; hardware loop LPCNT times
.
.
.
.ENDL
```

## C.4.2.6 .REPEAT Statement

```
.REPEAT
<stmtlist>
.UNTIL <expression>
```

<stmtlist> is executed repeatedly until <expression> is true. When expression becomes true, advance to the next instruction following .UNTIL. The <stmtlist> is executed at least once, even if <expression> is true upon entry to the .REPEAT loop.

### Example C-87. .REPEAT Statement

```
.REPEAT
.
.
.
.UNTIL      x:(r1)+ <EQ> #0; loop until zero is found
```

## C.4.2.7 .WHILE Statement

```
.WHILE      <expression>[DO]
<stmtlist>
.ENDW
```

The <expression> is tested before execution of <stmtlist>. While <expression> remains true, <stmtlist> is executed repeatedly. When <expression> evaluates false, advance to the

instruction following the “.ENDW” statement. If <expression> is false upon entry to the .WHILE loop, <stmtlist> is not executed; execution continues after the .ENDW directive.

**Note:** The DO keyword is optional.

## Example C-88. .WHILE Statement

```
.WHILE      x:(r1)+ <GT> #0; loop until zero is found
.
.
.
.ENDW
```

## C.4.3 Simple and Compound Expressions

Expressions are an integral part of “.IF”, “.REPEAT”, and “.WHILE” statements. Structured control statement expressions should not be confused with the assembler expressions. The latter are evaluated at assembly time and are referred to here as “assembler expressions;” they can serve as operands in structured control statement expressions. The structured control statement expressions described below are evaluated at run time and are referred to in the following discussion simply as “expressions”.

A structured control statement expression may be simple or compound. A compound expression consists of two or more simple expressions joined by either AND or OR (but not both in a single compound expression).

### C.4.3.1 Simple Expressions

Simple expressions are concerned with the bits of the condition code register (CCR). These expressions are of two types. The first type merely tests conditions currently specified by the contents of the CCR. (See Section C.4.3.2.) The second type sets up a comparison of two operands to set the condition codes and afterwards tests the codes.

### C.4.3.2 Condition Code Expressions

A variety of tests (identical to those in the Jcc instruction) may be performed, based on the CCR condition codes. The condition codes, in this case, are preset by either a user-generated instruction or a structured operand-comparison expression. Each test is expressed in the structured control statement by a mnemonic enclosed in angle brackets.

When processed by the assembler, the expression generates an inverse conditional jump to beyond the matching .ENDx/.UNTIL directive.

### Example C-89. Condition Code Expression

	.IF	<EQ>	;zero bit set?
+	bne	Z_L00002	;code generated by assembler
	CLR	D1	;user code
	.ENDI		
+	Z_L00002		;assembler-generated label
	.REPEAT		;subtract until D0 < D7
+	Z_L00034		;assembler-generated label
	SUB	D7,D0	;user code
	.UNTIL	<LT>	
+	bge	Z_L00034	;code generated by assembler

### C.4.3.3 Operand Comparison Expressions

Two operands may be compared in a simple expression, with subsequent transfer of control based on that comparison. Such a comparison takes the form

```
<op1> <cc> <op2>
```

where <cc> is a condition mnemonic enclosed in angle brackets (as described in section C.4.3.2), and <op1> and <op2> are register or memory references, symbols, or assembler expressions. When processed by the assembler, the operands are arranged such that a compare/jump sequence of the following form always results

```
CMP      <reg1>, <reg2>
(J|B)cc  <label>
```

where the jump conditional is the inverse of <cc>. Ordinarily <op1> is moved to the <reg1> data register and <op2> is moved to the <reg2> data register prior to the compare. This is not always the case, however. If <op1> happens to be <reg2> and <op2> is <reg1>, an intermediate register is used as a scratch register. In any event, worstcase code generation for a given operand comparison expression is generally two moves, a compare, and a conditional jump.

Jumps or branches generated by structured control statements are forced long because the number and address of intervening instructions between a control statement and its termination are not known by the assembler. The programmer may circumvent this behavior by use of the SCSJMP directive.

Any immediate operands must be preceded by a pound sign (#). Memory references must be preceded by a memory space qualifier (X:, Y:, or P:). L memory references are not allowed. Operands must be or refer to single-word values.

Note that values in the <reg1> and <reg2> data registers are not saved before expression evaluation. This means that any user data in those registers are overwritten each time the expression is evaluated at runtime. The programmer should take care either to save needed

contents of the registers, reassign data registers using the SCSREG directive, or not use them at all in the body of the particular structured construct being executed.

### C.4.3.4 Compound Expressions

A compound expression consists of two or more simple expressions (See Section C.4.3.1.) joined by a logical operator (AND or OR). The boolean value of the compound expression is determined by the boolean values of the simple expressions and the nature of the logical operator. Note that the result of mixing logical operators in a compound expression is undefined:

```
.IF      X1  <GT>  B  AND  <LS>  AND  R1  <NE>  R2;this is OK
.IF      X1  <LE>  B  AND  <LC>  OR   R5  <GT>  R6;undefined
```

The simple expressions are evaluated left to right. Note that this means the result of one simple expression could have an impact on the result of subsequent simple expressions, because of the condition code settings stemming from the assembler-generated compare.

If the compound expression is an AND expression and one of the simple expressions is found to be false, any further simple expressions are not evaluated. Likewise, if the compound expression is an OR expression and one of the simple expressions is found to be true, any further simple expressions are not evaluated. In these cases, the compound expression is either false or true, respectively, and the condition codes reflect the result of the last simple expression evaluated.

### C.4.3.5 Statement Formatting

The format of structured control statements differs somewhat from normal assembler usage. Whereas a standard assembler line is split into fields separated by blanks or tabs with no white space inside the fields, structured control statement formats vary depending on the statement being analyzed. In general, all structured control directives are placed in the opcode field (with an optional label in the label field) and white space separates all distinct fields in the statement. Any structured control statement may be followed by a comment on the same logical line.

### C.4.3.6 Expression Formatting

Given an expression of the form

```
<op1>  <LT>  <op2>  OR  <op3>  <GE>  <op4>
```

there must be white space (blank, tab) between all operands and their associated operators, including boolean operators in compound expressions. Moreover, there must be white space between the structured control directive and the expression, and between the expression and any optional directive modifier (THEN, DO). An assembler expression

used as an operand in a structured control statement expression must not have white space in it, since it is parsed by the standard assembler evaluation routines:

```
.IF      #@CVI (@SQT(4.0))  <GT>  #2; no white space in first operand
```

### C.4.3.7 .FOR/.LOOP Formatting

The .FOR and .LOOP directives represent special cases. The .FOR structured control statement consists of several fields:

```
.FOR  <op1>  =  <op2>  TO  <op3>  BY  <op4>  DO
```

There must be white space between all operands and other syntactic entities such as “=”, “TO”, “BY”, and “DO”. As with expression formatting, an assembler expression used as an operand must not have white space in it:

```
.FOR  X:CNT  =  #0  TO  Y:(targ*2)+1  BY  #@CVI (@POW(2.0,@CVF(R)))
```

In the example above, the .FOR loop operands represented as assembler expressions (symbol, function) do not have embedded white space, whereas the loop operands are always separated from structured control statement keywords by white space.

The count field of a .LOOP statement must be separated from the .LOOP directive by white space. The count itself may be any arbitrary assembler expression and therefore must not contain embedded blanks.

### C.4.4 Assembly Listing Format

Structured control statements begin with the directive in the opcode field; any optional label is output in the label field. The rest of the statement is left as is in the operand field, except for any trailing comment; the X and Y data movement fields are ignored. Comments following the statement are output in the comment field (unless the unreported comment delimiter is used).

Statements are expanded using the macro facilities of the assembler. Thus the generated code can be sent to the listing by specifying the MEX assembler option, either via the OPT directive or the -O command line option.

### C.4.5 Effects on the Programmer’s Environment

During assembly, global labels beginning with “Z\_L” are generated. They are stored in the symbol table and should not be duplicated in user-defined labels. Because these non-local labels ordinarily are not visible to the programmer, there can be problems when local (underscore) labels are interspersed among structured control statements. The SCL option

(see the OPT directive) causes the assembler to maintain the current local label scope when a structured control statement label is encountered.

In the .FOR loop, <op1> is a user-defined symbol. When exiting the loop, the memory/register assigned to this symbol contains the value which caused the exit from the loop.

A compare instruction is produced by the assembler whenever two operands are tested in a structured statement. At runtime, these assembler-generated instructions set the condition codes of the CCR (in the case of a loop, the condition codes are set repeatedly). Any user-written code either within or following a structured statement that references CCR directly (move) or indirectly (conditional jump/transfer) should be attentive to the effect of these instructions.

Jumps or branches generated by structured control statements are forced long because the number and address of intervening instructions between a control statement and its termination are not known by the assembler. The programmer may circumvent this behavior by use of the SCSJMP directive. In all structured control statements except those using only a single condition code expression, registers are used to set up the required counters and comparands. In some cases, these registers are effectively reserved; the .FOR loop uses two data registers to hold the step and target values, respectively, and performs no save/restore operations on these registers. The assembler, in fact, does no save/restore processing in any structured control operation; it simply moves the operands into appropriate registers to execute the compare. The SCSREG directive may be used to reassign structured control statement registers. The MEX assembler option (see the OPT directive) may be used to send the assembler-generated code to the listing file for examination of possible register use conflicts.



# Appendix D

## Codec Programming Tutorial

### D.1 Introduction

The DSP56300 family is capable of many different types of activities. Through mathematical algorithms implemented on the DSP, various of tasks and different kinds of digital signal processing can be accomplished. However, in order to obtain useful information, it is often necessary to interact with external events in the outside world.

To satisfy this requirement, Motorola engineers integrated the CS4218 16-bit Audio codec CMOS device with the current DSP5630x evaluation modules. Their design opened the DSP to numerous applications, as the CS4218 codec has many critical components needing to interface with the outside world. The codec will perform analog-to-digital (A/D) and digital-to-analog (D/A) conversion, filtering, and level setting.

A sample program is included with this document to demonstrate the use of the CS4218 codec with a Motorola DSP. The program explains the steps necessary to interface the Motorola DSP with the CS4218 codec. More specifically, the sample program explains in detail the use of the enhanced synchronous serial interface ports (ESSI) and how the DSP's ESSI ports interface, initialize, and transport data between the DSP and CS4218 codec.

The following source code files are provided to the programmer to assist in programming the codec. The following source-code files can be found on Motorola's DSP website on the Internet at

[www.mot.com/SPS/DSP/documentation/DSP56300.html](http://www.mot.com/SPS/DSP/documentation/DSP56300.html).

- Ioequ.asm: Contains important I/O equates for the DSP5630xEVM modules.
- Intequ.asm: Contains interrupt equates for the DSP5630x EVM modules.
- Ada\_equ.asm: Contains equates used to initialize the codec.
- Ada\_Init.asm: Contains initialization code for the ESSI and codec.
- Vectors.asm: Contains the vector table for the DSP5630xEVM modules.
- Echo.asm: Example of codec programming.

Throughout this appendix, the sample code, used to demonstrate the use of the codec, references equates found in Ada\_equ.asm, Ioequ.asm, and Intequ.asm.

## D.2 Codec Background

### D.2.1 Codec Device

The CS4218 stereo audio codec is comprised of many devices designed to perform A/D and D/A conversion built into a single chip. The chip consists of two delta-sigma A/D converters, two delta-sigma D/A converters, input anti-aliasing filters, output smoothing filters, programmable input gain, and programmable output attenuators. These separate components built into the codec allow the DSP to receive data from the codec, to process the data, and to eventually transmit processed data back to the codec. The data travels through special serial ports using the DSP's ESSI ports and the codec's specialized pins.


### D.2.2 Codec Modes

The codec has many modes of operation. These modes are configured by setting certain pins on the codec high or low, specifically SMODE1, SMODE2, and SMODE3 pins. The mode in which the DSP5630x evaluation modules are physically set to is Serial Mode 4 (SM4). SM4 allows the control information for the codec to be separated from the data information. In effect, this reduces the bandwidth needed by the data serial ports and simplifies the programming procedures.

Within the SM4 mode exist four sub modes. These secondary modes specify two things: whether the codec functions in the master mode or the slave mode, and the number of bits per frame. With the DSP evaluation boards that are discussed in this appendix, the secondary modes are physically configured to sub mode 0. Sub mode 0 dictates the codec to function in the master mode and sets the frame size to be 32 bits.

In essence, by setting the codec to operate in the master mode, the codec is responsible for sending the serial bit clock and sending frame synchronization pulses to indicate the start and stop of a data frame. In addition, sub mode zero specifies that each frame consist of two 16-bit words, a left-channel 16 bit word and a right-channel 16 bit word. The left and right channels are sent to and from the codec with the most significant bits (MSBs) first.

This information will be important in the sections to follow in this appendix. These properties apply to both the input data going into the codec (SDIN) and the output data coming from the codec (SDOUT). Please refer to Figure D-1.



**Figure D-1. Data Format of Codec**

In the SM4 mode, the control information is separated from the data information. The control information is thus sent to codec on a different serial interface than the data information. The control information consists of a list of attributes that need to be specified in order to dictate certain properties such as level settings. Although 31 bits must be set in the control information, only 23 bits are useful. The other 8 bits are set to zero.

For more information on the CS4218 codec, please refer to the *Crystal CS4218 codec Datasheet*.

### D.3 ESSI Ports Background

The Motorola DSP5630x evaluation modules referred to in this appendix have two ESSI ports. ESSI0 and ESSI1, which form one of the major serial interfaces to external peripherals. Each port consists of six unique pins that allow performance of a multitude of functions, depending on how certain pins are configured. Each port can function as either an ESSI or a General Purpose Input/Output port (GPIO).

While the ESSI mode has some constraints, by using the ESSI port in the ESSI mode, the programmer can synchronize his tasks with a master clock. In addition, certain control actions and direction flow are set automatically. On the other hand, by using the ESSI port in the GPIO mode, the programmer is given the option of specifying exactly how data is transferred and what direction the data will flow. The drawback to using the GPIO mode is that the programmer must understand exactly how the GPIO ports are used when programming the GPIO ports. In the example given in this appendix, both modes of operation are used.

When working with ESSI ports, the programmer needs to know in detail of the registers and pins available on the ESSI port. Although it is not the purpose of this appendix to discuss the ESSI port in great detail, a brief description of each pin and register is included.

## D.4 ESSI/GPIO pins

The ESSI port uses six pins to allow transfer of information. Each pin can be configured to function in the ESSI mode or the GPIO mode by modifying the port control registers. Please refer to Table D-1.

**Table D-1. ESSI Pin Definition**

Pin Name	Pin Function
Serial Control 0 (SC0/PC0)	Has a multitude of functions depending on how control registers are set.
Serial Control 1 (SC1/PC1)	Has a multitude of functions depending on how control registers are set.
Serial Control 2 (SC2/PC2)	Has a multitude of functions depending on how control registers are set.
Serial Clock (SCK/PC3)	Serves as a provider or a receiver of the serial bit rate clock.
Serial Receive Data (SRD/PC4)	Receives serial data.
Serial Transmit Data (STD/PC5)	Transmit serial data.

## D.5 ESSI Port Registers

The ESSI port can be configured to work in the ESSI mode or the GPIO mode. However, in either the ESSI mode or the GPIO mode there are certain registers that apply specifically to each mode, with the exception of two registers. The two registers, port control register C (PCRC) and port control register D (PCRD), determine how the ESSI ports will be used. port control register C configures the ESSI0's functionality mode, while port control register D configures the ESSI1's functionality mode.

Setting the corresponding bit/pin on the port control register to 1 configures the pin to operate in the ESSI mode. On the other hand setting the corresponding bit/pin to 0 configures the pin to function in the GPIO mode. Notice that each pin is individually configured to be in the ESSI mode or the GPIO mode.

### D.5.1 ESSI/GPIO Shared Registers

Table D-2 lists and describes the functions of the ESSI/GPIO shared registers.

**Table D-2. ESSI/GPIO Shared Registers**

Register Name	Function
Port Control Register C (PCRC)	Controls whether to use the ESSI0 port in ESSI mode or GPIO mode
Port Control Register D (PCRD)	Controls whether to use the ESSI1 port in ESSI mode or GPIO mode.

## D.5.2 ESSI Registers

The ESSI consists of 12 registers specific to the ESSI mode. Recall that the DSP5630x has two ESSI ports. Therefore there are two sets of ESSI registers; one for ESSI0 and the other for ESSI1. Table D-3 displays a list of the ESSI registers.

**Table D-3. ESSI Registers**

Register Name	Function
Control Register A (CRA)	Controls ESSI Mode operations.
Control Register B (CRB)	Controls ESSI Mode operations.
Status Register (SSISR)	Describes status and serial flags.
Transmit Slot Mask Register A (TSMA)	Determines when to transmit during a given time slot.
Transmit Slot Mask Register B (TSMB)	Determines when to transmit during a given time slot.
Receive Slot Mask Register A (RSMA)	Determines when to receive during a given time slot.
Receive Slot Mask Register B (RSMB)	Determines when to receive during a given time slot.
Time Slot Register (TSR)	Prevents data transmission during a time slot.
Receive Data Register (RX)	Read only register that receives data.
Transmit Data Register 0 (TX0)	Transfer data for transmitter 1
Transmit Data Register 1 (TX1)	Transfer data for transmitter 2
Transmit Data Register 2 (TX2)	Transfer data for transmitter 3

## D.5.3 GPIO Registers

While functioning in the GPIO mode, the ESSI port accesses four registers specific to the GPIO mode. Refer to Table D-4 for details on the registers.

**Table D-4. GPIO Registers**

Register Name	Function
Port Direction Register C (PRRC)	Controls the direction of data flow for ESSI0 port in GPIO mode
Port Direction Register D (PRRD)	Controls the direction of data flow for ESSI1 port in GPIO Mode.
Port Data Register C (PDRD)	Stores data received or transmitted for ESSI0 port in GPIO mode.
Port Data Register D (PDRD)	Stores data received or transmitted for ESSI1 port in GPIO mode.

### D.5.4 GPIO Mode Port C and Port D

After a specific pin has been set to function in the GPIO mode, the direction of data flow must be configured. In other words, the ESSI port must know whether the pin is receiving data or transmitting data. These specifications are determined by setting the Port Direction Register C (PRRC) and Port Direction Register D (PRRD). By setting the pin/bit to 0 on the port direction register, the GPIO pin is configured as an input. Furthermore by setting the pin/bit on the port direction register to 1, the GPIO pin is configured as an output.

Finally, to retrieve or transmit data in the GPIO mode, the port data registers (PDRs) are used. If the pin/bit is used as an input, the value in that pin/bit reflects the value present on that pin. Additionally, if the pin/bit is used as an output, the value seen on the pin/bit is the value being transmitted.

For more information concerning ESSI ports please refer to the DSP5630xEVM User's Manual and the Application Note, *DSP56300 Enhanced Synchronous Serial Interface (ESSI) Programming*, (order number AN1764/D) located at web address

[www.mot.com/SPS/DSP/documentation/appnotes.html](http://www.mot.com/SPS/DSP/documentation/appnotes.html).

## D.6 Digital Interface (ESSI – Codec)

As mentioned previously, the DSP's ESSI ports form the major interface between the DSP and the codec device. Recall that on the DSP5630x evaluation modules discussed in this appendix the codec is configured to function in the SM4 mode. SM4 mode separates the data information from the codec control information. Therefore, two serial ports are required to transfer data and codec control information. Specifically, both ESSI0 and ESSI1 ports are used to control and transfer data between the DSP and the codec. In general, ESSI0 controls data transfers between the DSP and the codec, while ESSI1 controls codec control information transfers between the DSP and the codec.

ESSI0 performs three functions with reference to the codec. First, ESSI0 transfers data to and from the codec. Secondly, ESSI0 receives synchronization pulses. And finally, ESSI0

performs the reset function on the codec. Each ESSI0 pin that is connected to the codeccodec serves a specific purpose. Please refer to Table D-5 as to the individual definition of each pin.

ESSI1 serves a different purpose. ESSI1 controls and transfers codec control information. Again, please refer to Table D-5 as to the definition of each corresponding pin.

**Table D-5. Pin Set-Up Descriptions**

ESSI0/ESSI1 Pin	CS4218 Codec Pin	Description
STD0 (ESSI0)	SDIN	Data transfer from ESSI0 to codec
SRD0 (ESSI0)	SDOUT	Data transfer from codec to ESSI0
SCK0 (ESSI0)	SCLK	Clock sent by codec (Master)
SC00 (ESSI0)	~RESET	Reset codec from ESSI0
SC02 (ESSI0)	SSYNC	Frame Synchronization pulse from codec
SC10 (ESSI1)	~CCS	Control Information gate
SC11 (ESSI1)	CCLK	Clock sent by ESSI1 to set control information
SC12 (ESSI1)	CDIN	Control data transfer from ESSI1


Physically, the ESSI port pins are connected to the serial pins on the codec though jumper connections. In order to ensure correct operation using the example code referenced in this document refer to Table D-6 and Table D-7 for the correct jumper settings for the DSP5630xEVM boards. Please refer to Figure D-2, which shows the pin set-up between the DSP's ESSI ports and the codec.

**Table D-6. JP5 Jumper Block (ESSI0)**

JP5	ESSI Pin	Codec Pin
1-2	SCK0	SCLK
3-4	SC00	~RESET
5-6	STD0	SDIN
7-8	SRD0	SDOUT
9-10	SC01	-
11-12	SC02	SSYNC

**Table D-7. JP4 Jumper Block (ESSI1)**

JP4	ESSI pin	Codec pin
1-2	SCK1	-
3-4	SC10	~CCS
5-6	STD1	-
7-8	SRD1	-
9-10	SC11	CDIN
11-12	SC12	CCLK



**Figure D-2. ESSI/Codec Pin Setup**

For more information concerning the pin layouts and jumper settings between the codec and DSP, please consult the DSP user's manual for the respective evaluation modules.

## D.7 Programming the CS4218 Codec

In order for the CS4218 codec device to work properly with the Motorola DSPs, certain procedures must be followed. These procedures can be broken down into three major phases. Each of the phases plays an essential role in properly setting up constants,

interfacing and initializing, and finally using the CS4218 codec with the Motorola DSPs correctly, in accordance with the following descriptions:

- Phase 1: Setting up global constants  
This phase includes such activities as setting up buffer spaces and pointers, setting codec control information constants, and defining interface constants and pins.
- Phase 2: Interfacing and Initializing the ESSI and the codec  
The bulk of the work needed to obtain a working interface between the DSP5630x and the codec, lies in this phase. The procedures include such activities as setting up and initializing the codec ports, setting up and initializing the ESSI ports, and finally interfacing the codec and ESSI ports.
- Phase 3: Data transferring mechanisms  
This phase includes information concerning the types of data transfer mechanism. Polling, DMA, and interrupts are the three types available to the programmer. However, the interrupt method of transferring data will be discussed in detail in this document.

## D.8 Phase 1: Setting up Constants

### D.8.1 Setting Up Buffer Space and Pointers

Phase 1 begins with setting up buffer spaces and pointers. The buffer spaces and pointers offer a temporary storage for the incoming and outgoing data. These variables come in the form of receive and transmit buffer and pointers. In addition to offering a temporary storage, the pointers offer a method to access the memory location of the stored data. Example D-1 demonstrates the task of setting up transmit and receive buffers and pointers.

#### Example D-1 Setting Up Transmit and Receive Buffers and Pointers

---

```
;Receive buffer and pointer
```

```
RX_BUFF_BASE    equ    *
RX_data_1_2     ds      1           ; Left receive channel audio
RX_data_3_4     ds      1           ; Right receive channel audio
RX_PTR          ds      1           ; Receive pointer
```

```
;Transmit buffer and pointer
```

```
TX_BUFF_BASE    equ    *
TX_data_1_2     ds      1           ; Left transmit channel audio
TX_data_3_4     ds      1           ; Right transmit channel audio
TX_PTR          ds      1           ; Transmit pointer
```

---

## D.8.2 Defining Control Parameters of the CODEC

To specify specific parameters of the A/D and D/A conversion and other audio parameters, the control information must be declared. Parameters such as left and right attenuation, left and right gain, line input selects, and mask interrupts, are configured in the control information. The control information consists of 32 bits of information. Although only 23 bits contain useful information, a minimum of 31 bits must be set. Table D-8 lists the definitions of each bit.

**Table D-8. CS4218 Codec Control Information (MSB)**

Descriptions	Bit	Values
Not Applicable	31	0
Mask Interrupt	30	0 = no mask on MF5:\INT 1 = mask on MF5:\INT
D01	29	N/A
Left output D/A Attenuation (1.5 dB steps)	28 – 24	00000 = No attenuation 11111 = Max attenuation (-46.5 dB)
Right output D/A Attenuation (1.5 dB steps)	23 – 19	00000 = No attenuation 11111 = Max attenuation (-46.5 dB)
Mute D/A output	18	0 = output not muted 1 = output muted
Left Input Select	17	0 = LIN1 1 = LIN2
Right Input Select	16	0 = RIN1 1 = RIN2
Left input D/A Gain (1.5 dB steps)	15 – 12	00000 = no gain 11111 = max gain (22.5 dB)
Right input D/A Gain (1.5 dB steps)	11 – 8	00000 = no gain 11111 = max gain (22.5 dB)
Not Applicable	7 – 0	0000000

Referring to Table D-8, a programmer can configure the control information for the codec. Suppose, for instance, that the following requirements are needed for this application:

1. No mask for the interrupt pin.
2. No left or right D/A attenuation.
3. Muting turned off.
4. LIN2 and RIN2 Selected. (On the EVM boards input 2 is used for both left and right channels.)
5. No left and right D/A gains.

Example D-2 illustrates the procedure of setting the codec control information using the previous specified control parameters.

## Example D-2 Setting Codec Control Information

NO_MASK_INT	equ	\$000000	
NO_LEFT_ATTEN	equ	\$000000	; 0 dB
NO_RIGHT_ATTEN	equ	\$000000	; 0 dB
LIN2	equ	\$000200	; use LIN2 on EVM
RIN2	equ	\$000100	; use RIN2 on EVM
NO_LEFT_GAIN	equ	\$000000	; 0 dB
NO_RIGHT_GAIN	equ	\$000000	; 0 dB
NO_MUTING	equ	\$000000	
<hr/>			
CTRL_WD_12	equ	NO_MASK_INT+NO_LEFT_ATTEN+NO_RIGHT_ATTEN+LIN2+RIN2+NO_MUTING	
<hr/>			
CTRL_WD_34	equ	NO_LEFT_GAIN+NO_RIGHT_GAIN	

**Note:** The CS4218 codec data sheet reverses the bit-order of the control information. For instance, bit 1 should be the mask interrupt instead of bit 30. However, since most of the work done with the ESSI ports and codec is done using MSB first, Table D-8 was modified to reverse the bit order from the codec data sheet to simplify control information programming.

**Note:** The Evaluation modules used in this document are designed to select line 2 of right and left inputs. Therefore, bits 17 (Left Input Select) and bits 16 (Right Input Select) should be configured to select LIN 2 (1) when using the DSP5630xEVM evaluation modules.

## D.9 Phase II: Initializing and Interfacing the ESSI and CODEC Ports

After defining certain constants for the codec and the ESSI, the next step is to initialize the ESSI and codec interface. The initialization procedure involves first initializing the ESSI ports, which includes resetting the ESSI ports, modifying ESSI control registers, and configuring ESSI/GPIO functionality. Second, the codec must also be initialized, which entails resetting the codec and sending in codec control information.

In other words, the following general steps need to be performed:

1. Reset ESSI ports.
2. Modify ESSI control registers.
3. Configure ESSI or GPIO functionality.
4. Reset codec.
5. Modify codec control information.
6. De-assert ESSI reset and enable interrupts.

### D.9.1 Initialize ESSI Ports

The first step in initializing the ESSI Port is to reset the ESSI ports. By sending a value of zero into the port control register C and port control register D on the ESSIs, ESSI0 and ESSI1 undergo a reset. Although ESSI1 will be used as a GPIO, it is recommended that the programmer also perform the reset on ESSI1. Example D-3 illustrates the reset procedure of the ESSI ports.

#### Example D-3 ESSI Port Reset Procedure

movep	#\$0000,x:M_PCRC	; reset ESSI0 C control register port
movep	#\$0000,x:M_PCRD	; reset ESSI1 D control register port

The next step in initializing the ESSI port is to set the control parameters for the ESSI port. Adjusting the bits on the ESSI Control Register A (CRA0) and ESSI Control Register B (CRB0) allow for initializing and modifying control parameters. Each bit on the registers has a specific meaning. Describing the meaning of each bit on the registers is beyond the scope of this appendix. The information on specific definitions of each bit can be found in the respective DSP5630x chip manuals. However, there are certain typical settings that need to be made in order for the codec to work properly with the ESSI ports. Table D-9 displays the settings that need to be made with Control Register A.

### Table D-9. Settings for Control Register A

Bit Name	Description	Bit Position	Value (Binary)
Reserved	Reserved	23	0
SSC1	SC1 pin = serial I/O flag	22	0 (SC1 flag set)
WL[2:0]	Word Length control	21-19	010 (16 bit control word)
ALC	Alignment Control	18	0 (Align to bit 23)
Reserved	Reserved	17	0
DC[4:0]	Frame Rate Divider Control	16-12	00001 (2 time slots per frame)
PSR	Prescaler Range	11	1 (ESSI clock is divided by one)
Reserved	Reserved	10-8	000
PM[7:0]	Prescale Modulus Select	7-0	00000111 (ESSI clock divided by 8)

Besides setting the CRA0 register, the CRB0 register must also be set to allow certain parameters to be met. Table D-10 lists the typical settings that are required for Control Register B in order to ensure functionality between the ESSI ports and the codec.

### Table D-10. Settings Control Register B

Bit Name	Description	Bit Position	Value (Binary)
REIE	Receive exception interrupt	23	1 (enabled)
TEIE	Transmit exception interrupt	22	1 (enabled)
RLIE	Receive last slot interrupt	21	1 (enabled)
TLIE	Transmit last slot interrupt	20	1 (enabled)
RIE	Receive interrupt	19	1 (enabled)
TIE	Transmit interrupt	18	1 (enabled)
RE	Receive register	17	1 (enabled)
TE0	Transmit register 0	16	1 (enabled)
TE1	Transmit register 1	15	0 (disabled)

TE2	Transmit register 2	14	0 (disabled)
MOD	Mode	13	1 (Network Mode)
SYN	Synchronization mode	12	1 (Synchronous mode)
CKP	Clock polarity	11	0 (Data and frame sync clocked on rising edge)
FSP	Frame Sync. Polarity	10	0 (positive polarity)
FSR	Frame Synch Relative Timing	9	1 (Frame synch begins one bit before first bit of data word)
FSL	Frame Sync. Length	8-7	10 (Rx-bit length: TX-bit length)
SHFD	Shift direction	6	0 (shift MSB first)
SCKD	Clock source direction	5	0 (SCK is input clock)
SCD2	SC2 pin direction	4	0 (SC2 is input)
SCD1	SC1 pin direction	3	1 (SC1 is output)
SCD0	SC0 pin direction	2	1 (SC0 is output)
OF[1:0]	Output flags	1-0	N/A

Notice that only the ESSI0 control parameters are configured. Since ESSI1 functions in the GPIO mode, the control parameters do not need to be set. Example D-4 illustrates the task of setting the control registers for the ESSI0 port according to the specifications given in Table D-9 and Table D-10.

## Example D-4 Setting Control Registers for the ESSI0 Port

;Setting ESSI0 Control Parameters

```
; Control Register A
movep    #$101807,x:M_CRA0      ; 12.288MHz/16 = 768KHz SCLK
                                           ; prescale modulus = 8
                                           ; frame rate divider = 2
                                           ; 16-bits per word
                                           ; 32-bits per frame
                                           ; 16-bit data aligned to bit 23

; Control Register B
movep    #$ff330c,x:M_CRB0      ; Enable REIE,TEIE,RLIE,TLIE,
                                           ; RIE,TIE,RE,TE0
                                           ; network mode, synchronous,
                                           ; out on rising/in on falling
                                           ; shift MSB first
                                           ; external clock source drives SCK
                                           ; (codec is master)
                                           ; RX frame sync pulses active for
                                           ; 1 bit clock immediately before
                                           ; transfer period
                                           ; positive frame sync polarity
                                           ; frame sync length is 1-bit
```

### D.9.2 Configure GPIO Pins

In the previous sections of this document, it was stated that the ESSI0 pins function in the ESSI mode, while the ESSI1 pins operate in the GPIO mode. Referring to Figure D-2, notice that some of the pins only affect the control information of the codec, while the other pins deal with the transfer of data. Because the codec on the DSP5630xEVM boards are configured to operate in SM4 mode, the control information runs on a separate serial line than the data lines. Additionally, SM4 dictates that the control information only needs to be configured once unless a change is needed.

In order to control the codec control information, the full ESSI port mode does not need to be used. Instead, the GPIO mode is used to transfer the control information. Any pins that are used to control the codec control information will be configured as a GPIO mode, otherwise the ESSI mode will be used. To configure the mode in which the pin operates, ESSI or GPIO, port control registers C and D need to be modified. As mentioned in Section D.5.1, "ESSI/GPIO Shared Registers," , port control C register controls the ESSI0 mode settings and Port Control D controls the ESSI1 mode settings.

The following pins are used as GPIO pins. Again, these pins control the transfer of codec control information.

- SC00 (CODEC\_RESET pin)
- SC10 (CCS pin)
- SC11 (CCLK pin)
- SC12 (CDIN pin)

The pins listed above correspond to specific bits on the port data registers. For instance, the CODEC\_RESET pin on the codec is connected to the SC00 pin on ESSI0. This pin corresponds to bit 0 on port data register C. Please refer to Table D-11 and Table D-12 for details concerning the correspondence between physical pins and port data registers.

**Table D-11. Port Data Register C Pin/bit Correspondence**

Bit Name (ESSI0)	Bit Name (Codec)	Bit Position Register C	Functionality Mode
Reserve for future use	N/A	6-23	N/A
STD	SDIN	5	ESSI
SRD	SDOUT	4	ESSI
SCK	SCLK	3	ESSI
SC02	FSYNC	2	ESSI
SC01	N/A	1	N/A
SC00	CODEC_RESET	0	GPIO

**Table D-12. Port Data Register D Pin/bit Correspondence**

Bit Name (ESSI1)	Bit Name (Codec)	Bit Position Register D	Functionality Mode
Reserve for future use	N/A	6-23	N/A
STD	N/A	5	N/A
SRD	N/A	4	N/A
SCK	N/A	3	N/A
SC12	CDIN	2	GPIO
SC11	CCLK	1	GPIO
SC10	CCS	0	GPIO

Using the information in Table D-11 and Table D-12, global constants can be defined to simplify programming. Example D-5 illustrates the task of defining the pin/bit correspondence for the GPIO pins.

#### Example D-5 Defining GPIO Pin/Bin Correspondence

```
; ESSI0 - audio data port control register C
; DSP          CODEC
; -----
CODEC_RESET      equ      0          ; bit0  SC00 ----> CODEC_RESET~

; ESSI1 - control data port control register D
; DSP          CODEC
; -----
CCS              equ      0          ; bit0  SC10 ----> CCS~
CCLK             equ      1          ; bit1  SC11 ----> CCLK
CDIN             equ      2          ; bit2  SC12 ----> CDIN
```

After setting up constants to reference the bit/pin correspondence for the GPIO pins, the Port control registers need to be configured. To begin with, the CODEC\_RESET pin (pin 0) must be configured to function as a GPIO pin. Other pins on ESSI0, however, should be configured to work in the ESSI mode. Therefore, a 0 value should be sent into bit 0 in port control register C, while a value of 1 should be sent to the other five pertinent bits.

Additionally, the CCS pin, the CCLK pin, and CDIN pin all must function as GPIO pins on the ESSI1 port. Therefore, bit 0 (CCS), bit 1 (CCLK), and bit 2 (CDIN), must all be set to 0 to allow those pins to operate in the GPIO mode on the port control register D. Since we are not using the other pins in Port control Register D, the other pins can be set to anything, that is, to “don’t care” values (0 or 1).

At this point, the ESSI functionality should be disabled prior to initializing the codec. Therefore the pins on ESSI0 will not be configured to function in the ESSI mode until the codec has been initialized. However, the GPIO pins is configured as seen in Example D-6.

#### Example D-6 GPIO Pin Configuration

```
; Port Control Register C
movep      #$0000,x:M_PCRC          ; Setting pin 0 for GPIO, other
                                      ; pins ESSI

; Port Control Register D
movep      #$0000,x:M_PCRD          ; Setting pin 0, pin 1, and pin 2
                                      ; to GPIO mode
```

Since ESSI0 pin 0 and ESSI1 will be used in the GPIO mode, the direction of data flow must be declared. In other words, the direction of flow determines which device is transmitting and which device is receiving. Recall that in order to set the direction of data

flow Port Direction Registers C and D must be set, (register C refers to ESSI0 and register D refers to ESSI1).

Setting the pin/bit on the Port Direction Register to 1 configures the pin/bit as an output and setting the pin/bit on the Port Direction Register to 0 configures the pin/bit as an input. Therefore, in order to configure the pins using the Data Direction Registers to mimic the direction flow information in Figure D-2, the following bits must be set. Table D-6 and Table D-7 show the bit settings for the Data Direction Registers.

**Table D-13. Data Direction Register C**

Bit Name	Bit position	Value (binary)
Other bits	6-23	X (don't care)
STD0	5	X (don't care)
SRD0	4	X (don't care)
SCK0	3	X (don't care)
SC02	2	X (don't care)
SC01	1	X (don't care)
SC00	0	1 (CODEC_RESET is output)

**Table D-14. Data Direction Register D**

Bit Name	Bit position	Value (binary)
Other bits	6-23	X (don't care)
STD1	5	X (don't care)
SRD1	4	X (don't care)
SCK1	3	X (don't care)
SC12	2	1 (CDIN is output)
SC11	1	1 (CCLK is output)
SC10	0	1 (CCS is output)

Example D-7 illustrates the setting of the bits in the Data Direction registers in code form.

#### Example D-7 Code Form Settings in Data Direction Registers

---

```

; Data Direction Register C
movep    #$0001,x:M_PPRC          ; set SC00=CODEC_RESET~ as output
; Data Direction Register D
movep    #$0007,x:M_PPRD          ; set SC10=CCS~ as output
                                           ; set SC11=CCLK as output
                                           ; set SC12=CDIN as output

```

---

### D.9.3 Initialization of the CODEC ports

The next step that needs to occur is the process of initializing the codec. This initialization process begins with first resetting the codec, second waiting for the codec to reset, and finally sending the control information for the codec. Note that the control information only needs to be sent when a change is needed to be made to the control parameters.

In order to reset the codec, a 0 value must be sent into the CODEC\_RESET pin. Recall that a global variable was defined called CODEC\_RESET in this document. Thus, to reset the codec the CODEC\_RESET bit located on the Port Data Register C on the ESSI port must be cleared. In addition, the codec must be notified that control information will be modified. Setting the CCS pin to 0 allows for this. Furthermore, the codec requires a minimum of 50 ms to reset. Thus, often a delay is programmed into the DSP to allow for the codec to reset. Example D-8 summarizes the procedures in code format.

#### Example D-8 Code Format Procedures

---

```

bclr     #CODEC_RESET,x:M_PDRC      ; assert CODEC_RESET~ (bit 0 on ESSI0)
bclr     #CCS,x:M_PPRD              ; assert CCS~ (bit 0 on ESSI1)

;----reset delay for codec----
do       #1000,_delay_loop
rep      #1000                      ; A delay greater than 50 ms
nop
_delay_loop

```

---

Once the codec has been reset, the codec control information needs to be sent from the DSP to the codec ports. But, before the control information can be sent, the CODEC\_RESET pin must be turned off (set to 1). Please refer to Table D-15 for information concerning the options of each bit/pin. Example D-9 demonstrates the task of deasserting the codec reset.

#### Example D-9 Deasserting Code Reset

---

```

bset     #CODEC_RESET,x:M_PDRC      ; dissert CODEC_RESET~ (pin 0 on ESSI0)

```

---

**Table D-15. Codec Pins**

Pin Name	Description	Values
~CODEC_RESET	Resets the CODEC	0 = Reset codec 1 = Disable Reset
FSYNC	Used to indicate a start of a frame	Rising edge = New Frame
SCLK	Serial clock	Rising Edge = data is received Falling edge = data is transmitted
SDOUT	Serial data output line	N/A
SDIN	Serial data input line	N/A
~CCS	Enables setting of CODEC control parameters	0 = enabled 1 = disabled
CDIN	Serial Control Information input line	N/A
CCLK	Clock for Control Parameters	Rising edge = control parameters sent

Finally, the codec is ready to receive the control information. The codec will ignore the first set of control information sent after a reset. Therefore, a dummy set of control information is sent prior to sending the correct control information. To reduce the amount of code written by the programmer, another solution is to send the correct control information to the codec twice. The first set of control information will be ignored, but the second control information will be recognized.

Two global variables will be defined to simplify programming”:

- CTRL\_WD\_HI: The high word in the control information.
- CTRL\_WD\_LO: The low word in the control information.

To send the control information from the ESSI to the codec, perform the following steps:

1. Set up registers to send dummy control information.
2. Send control words.
3. Set up registers to send correct control information.
4. Send control words.

Example D-10 illustrates the procedures.

**Example D-10 Sending Code Information**


---

```

CTRL_WD_HI      ds      1          ; Upper Control word
CTRL_WD_LO      ds      1          ; Lower Control word

dummy_control
    move         #0,x0
    move         x0,x:CTRL_WD_HI    ; send dummy control data
    move         x0,x:CTRL_WD_LO
    jsr          codec_control

set_control
    move         #CTRL_WD_12,x0      ; recall constant set previously
                                         ; for upper control info
    move         x0,x:CTRL_WD_HI
    move         #CTRL_WD_34,x0      ; recall constant set previously
                                         ; for upper control info
    move         x0,x:CTRL_WD_LO      ; 16 bit data aligned to bit 23
    jsr          codec_control

```

---

The control words are sent serially to the CDIN pin of the codec. The `codec_control` subroutine in the previous code performs this action. The following is one method of sending in the control words:

1. Clear CCS bit to allow the codec to accept control information.
2. Set CCLK bit on codec high. Recall Control bits are sent on rising edge of clock.
3. Determine whether MSB is 1 or 0 of control information.
4. Send MSB value to CDIN pin.
5. Set CCLK to low on codec to start next cycle.
6. Shift left control word.
7. Repeat 16 times.

This procedure must be performed once for the upper 16-bit control word and then once for the lower 16-bit control word.

Example D-11 illustrates these procedures.

## Example D-11 Sending in Control Words

```

;-----
; codec_control routine
;   Input:  CTRL_WD_LO and CTRL_WD_HI
;   Output: CDIN
;   Description: Used to send control information to CODEC
;   NOTE: does not preserve the 'a' register.
;-----
codec_control
    clr     a
    bclr    #CCS,x:M_PDRD          ; assert CCS
    move    x:CTRL_WD_HI,a1        ; upper 16 bits of control data
    jsr     send_codec             ; shift out upper control word
    move    x:CTRL_WD_LO,a1        ; lower 16 bits of control data
    jsr     send_codec             ; shift out lower control word
    bset    #CCS,x:M_PDRD          ; disassert CCS
    rts

;-----
; send_codec routine
;   Input:  a1 containing control information
;   Output: sends bits to CDIN
;   Description: Determines bits to send to CDIN
;-----
send_codec
    do      #16,end_send_codec     ; 16 bits per word
    bset    #CCLK,x:M_PDRD          ; toggle CCLK clock high
    jclr    #23,a1,bit_low         ; test msb
    bset    #CDIN,x:M_PDRD         ; send high into CDIN
    jmp     continue

bit_low
    bclr    #CDIN,x:M_PDRD         ; send low into CDIN
continue
    rep     #2                     ; delay
    nop
    bclr    #CCLK,x:M_PDRD         ; restart cycle
    lsl     a                      ; shift control word to 1 bit
                                ; to left
end_send_codec
    rts

```

The `codec_control` subroutine performs most of the work for sending the information to the codec ports. First, the CCS bit is cleared to permit the modification of the control registers on the codec. Afterwards the control words are loaded into registers, where they are then sent out to another subroutine that sends the data serial out to the codec ports. After sending both the upper and lower control words, the CCS bit is reset to 1 to disallow changing of the control information on the codec.

The `send_codec` subroutine in essence serves as the workhorse for the `codec_control` routine. This routine pushes the individual bits of the control words into the codec.

First it sets the clock (CCLK) high to allow the bit to be sent. Afterwards, it determines what the most significant bit (MSB) is and either sends in a 0 or 1 to the CDIN pin depending on the MSB. A delay is incorporated into the routine to allow the information to get sent. Afterwards the clock (CCLK) is set low to allow the cycle to begin again. The control word is shifted to serve the next MSB bit. These procedures are performed 16 times to serve all the bits in the control word.

#### **D.9.4 Enabling Interrupts/ESSI ports:**

Now that the ESSI port and CODEC ports are configured and initialized, there are just three more steps to complete the interface between the ESSI and the CODEC. To begin with, the priority level of the interrupts must be set. This parameter is determined by the application. The second step is to enable interrupts on the DSP. Finally, the ESSI ports must be enabled. Recall that in order to set the functionality of ESSI pin, the port control registers must be configured. Again, setting the corresponding pin/bit to 1 enables the ESSI mode, while setting the pin/bit to 0 disables the ESSI mode and enables the GPIO mode.

From Section D.9.2, "Configure GPIO Pins," the following pins/bits must be configured as GPIO pins:

- CODEC\_RESET pin (bit 0 on ESSI0)
- CCS pin (bit 0 on ESSI1)
- CCLK pin (bit 1 on ESSI1)
- CDIN pin (bit 2 on ESSI1)

Therefore on port control register C, bit 0 is set to 0. Other pertinent pins should be set to 1 in order to configure the other pins as ESSI pins. On Port Control Register D, bits 0, 1, and 2 should all be set to the value of 0 to allow GPIO functionality on those pins. Because the other pins are not connected to the codec, the other bits will not have an effect.

Example D-12 demonstrates setting the interrupt priority level, enabling the priority, and finally setting the ESSI/GPIO functionality of the ESSI ports.

### Example D-12 ESSI Port Priority and Functionality Setting

```

movep    #$000c,x:M_IPRP    ; set interrupt priority level for ESSI0
                                ; to 3
andi     #$fc,mr            ; enable interrupts
movep    #$003e,x:M_PCRC    ; enable ESSI mode for
                                ; bit 5,bit 4,bit 3,bit 2,bit 1.
                                ; enable GPIO mode for
                                ; bit 0

movep    #$0000,x:M_PCRD    ; enable GPIO mode for
                                ; bit 2, bit 1, bit 0.
                                ; Other bits are don't care.

```

## D.10 Phase III: Data Transferring Mechanism

There are basically three different methods for transferring data from the codec to and from the ESSI port. They are Polling, DMA, and Interrupts. In this document, however, only the use of interrupts will be demonstrated.

### D.10.1 Interrupts and Interrupt Service Routines

The ESSI device has six interrupts available. They are the ESSI receive data with exception status interrupt, ESSI receive data interrupt, ESSI receive last slot interrupt, the ESSI transmit data with exception status interrupt, the ESSI transmit last slot interrupt, and the ESSI transmit data interrupt. Each interrupt is triggered based on certain status bits and can be cleared by performing certain actions in an interrupt service routine. In the following sections, this document will explain what specific status bits trigger the interrupts and what must be done in order to clear the interrupts.

For more information concerning the properties and functionality of each type of interrupt and for setting up the interrupt service routines please refer to the DSP5630xEVM's user manual.

### D.10.2 ESSI Receive Data with Exception Status Interrupt

The interrupt occurs when the following properties are true:

- The receive exception interrupt is turned on (CRB[23]).
- The receive data register is full.
- A receiver overrun error occurred.

The interrupt is triggered by the receiver overrun bit being set. When the interrupt is serviced, the programmer will need to first clear the receiver overrun bit (SSISR0[5]) and

then receive the Receive BUFFER. The following steps are needed to perform these procedures:

1. Clear receive overrun bit.
2. Save necessary context.
3. Load receive buffer pointer.
4. Move received data to receive buffer.
5. Update receive buffer pointer.
6. Restore context.

Example D-13 illustrates the procedures to service this interrupt.

### Example D-13 ESSI Exception Status Interrupt Service

---

```

;ESSI Receive Data with Exception Interrupt Service Routine
;-----

ssi_rxe_isr

bclr      #5,x:M_SSISR0      ; Clear receives overrun bit
                                ; (M_SSISR0 refers to status register)
                                ; explicitly clears overrun flag

                                ; Save Context
move      r0,x:(r7)+          ; Save r0 to the stack.
move      m0,x:(r7)+          ; Save m0 to the stack.
move      #1,m0               ; Modulus 2 buffer.

move      x:RX_PTR,r0         ; Load the pointer to the rx buffer.

nop                                ; Delay

movep     x:M_RX0,x:(r0)+      ; Move received data to receive buffer

move      r0,x:RX_PTR          ; Update rx buffer pointer.
                                ; Restore Context
move      x:-(r7),m0           ; Restore m0.
move      x:-(r7),r0           ; Restore r0.
rti

```

---

### D.10.3 ESSI Receive Data Interrupt

The interrupt occurs when the following properties are true:

- The receive interrupt is turned on (CRB[19])
- The receive data register is full

To service the interrupt the programmer will need to receive the data. The following steps can be performed to accomplish such a task:

1. Save necessary context.
2. Load receive buffer pointer.
3. Move received data to receive buffer.
4. Update receive buffer pointer.
5. Restore context.

Example D-14 illustrates the procedures to service this interrupt.

---

#### Example D-14 ESSI Receive Data Interrupt Service

---

```

;ESSI Receive Data Interrupt Service Routine
;-----
ssi_rx_isr

                                ; Save Context
move        r0,x:(r7)+          ; Save r0 to the stack.
move        m0,x:(r7)+          ; Save m0 to the stack.
move        #1,m0               ; Modulus 2 buffer.

move        x:RX_PTR,r0         ; Load the pointer to the rx buffer.

nop                                ; Delay

movep       x:M_RX0,x:(r0)+      ; Move received data to receive buffer

move        r0,x:RX_PTR         ; Update rx buffer pointer.
                                ; Restore Context
move        x:-(r7),m0           ; Restore m0.
move        x:-(r7),r0           ; Restore r0.

rti

```

---

### D.10.4 ESSI Receive Last Slot Interrupt

The interrupt occurs when the following properties are true:

- The receive last slot interrupt is turned on (CRB[21]).
- The last time slot ends.

The use of the receive last slot interrupt guarantees that the previous frame has been serviced and the next frame is ready to be serviced. The interrupt allows the programmer to redefine pointers to the buffer to be reset so that a new frame can be serviced.

To perform the procedure of preparing for the next frame the following steps can be used:

1. Save Context.
2. Reset receive buffer.
3. Restore context.

Example D-15 demonstrates the steps required servicing this interrupt.

#### Example D-15 ESSI Receive Last Slot Interrupt Service

---

```

; receive last slot interrupt service routine

ssi_rxls_isr
                                ; Save context
move      r0,x:(r7)+           ; Save r0 to the stack.

move      #RX_BUFF_BASE,r0     ; Reset rx buffer pointer just in
                                ; case it was corrupted.
move      r0,x:RX_PTR          ; Update rx buffer pointer.

move      x:-(r7),r0           ; Restore r0.
rti

```

---

### D.10.5 ESSI Transmit Data with Exception Status Interrupt

The interrupt occurs when the following properties are true:

- The transmit exception interrupt is turned on (CRB[22]).
- The transmit data register is empty.
- A transmit underrun error occurred.

The interrupt is triggered by the transmit underrun bit being set. When the interrupt is serviced, the programmer will need to first clear the transmit underrun bit (SSISR0[4]) and then transmit the transmit BUFFER. The steps needed to perform these procedures are as follows:

1. Clear transmit underrun bit.
2. Save necessary context.
3. Load Transmit buffer pointer.
4. Move Transmit buffer data to transmit register.
5. Update Transmit Buffer pointer.
6. Restore context.

Example D-16 illustrates the procedures to service this interrupt.

**Example D-16 ESSI Transmit Data with Exception Status Interrupt Service**


---

```

; transmit data with exception status interrupt service routine

ssi_txe_isr

bclr      #4,x:M_SSISR0      ; Clear underrun bit
                                ; (M_SSISR0 pointers to status register)

                                ; Save Context
move      r0,x:(r7)+         ; Save r0 to the stack.
move      m0,x:(r7)+         ; Save m0 to the stack.
move      #1,m0              ; Modulus 2 buffer.

                                ; Load transmit pointer to transmit ;
                                ; buffer
move      x:TX_PTR,r0        ; Load the pointer to the tx buffer.

nop                                              ; delay

                                ; Move Transmit buffer data to transmit
                                ; register
movep     x:(r0)+,x:M_TX00    ; SSI transfer data register.

move      r0,x:TX_PTR        ; Update transmit buffer pointer
                                ; Update tx buffer pointer.

                                ; Restore Context
move      x:-(r7),m0         ; Restore m0.
move      x:-(r7),r0         ; Restore r0.
rti

```

---

**D.10.6 ESSI Transmit Last Slot Interrupt**

The interrupt occurs when the following properties are true:

- The transmit last slot interrupt is turned on (CRB[20]).
- The last time slot begins.

The use of the transmit last slot interrupt guarantees that the previous frame has been serviced and the next frame is ready to be serviced. The interrupt allows the programmer to redefine pointers to the buffer to be reset so that a new frame can be serviced.

To perform the procedure of preparing for the next frame the following steps can be used:

1. Save Context.
2. Reset Transmit buffer.
3. Restore Context.

Example D-17 depicts the servicing of this interrupt.

**Example D-17 ESSI Transmit Last Slot Interrupt Service**


---

```

; transmit last slot interrupt service routine
ssi_txls_isr
                                ; Save Context
move        r0,x:(r7)+          ; Save r0 to the stack.

                                ; Reset Transmit buffer pointer
move        #TX_BUFF_BASE,r0    ; Reset pointer.
move        r0,x:TX_PTR         ; Reset tx buffer pointer just in
                                ; case it was corrupted.

                                ; Restore Context
move        x:-(r7),r0          ; Restore r0.
rti

```

---

**D.10.7 ESSI Transmit Data Interrupt**

The interrupt occurs when the following properties are true:

- The receive interrupt is turned on (CRB[18]).
- The transmit data register is empty.

To service the interrupt, the programmer will need to transmit the data. The following steps can be performed to accomplish such a task:

1. Save necessary context .
2. Load Transmit buffer pointer.
3. Move Transmit buffer data to transmit register.
4. Update Transmit Buffer pointer.
5. Restore context.

Example D-18 illustrates the procedures to service this interrupt.

## Example D-18 ESSI Transmit Data Interrupt Service

```

; transmit data interrupt service routine
ssi_tx_isr

; Save Context
move      r0,x:(r7)+          ; Save r0 to the stack.
move      m0,x:(r7)+          ; Save m0 to the stack.
move      #1,m0               ; Modulus 2 buffer.

move      x:TX_PTR,r0         ; Load the pointer to the tx
                                ; buffer.

nop                                ; delay

movep     x:(r0)+,x:M_TX00     ; SSI transfer data register.
move      r0,x:TX_PTR         ; Update tx buffer pointer.

                                ;Restore Context

move      x:-(r7),m0          ; Restore m0.
move      x:-(r7),r0          ; Restore r0.

rti

```

## D.11 Example Application

An example program has been provided to illustrate the use of the codec.

The following files are included in a package to be distributed with this document:


- Ioequ.asm: Contains important I/O equates.
- Intequ.asm: Contains interrupt equates for the DSP EVM modules.
- Ada\_equ.asm: Contains equates used to initialize the CODEC.
- Ada\_Init.asm: Contains initialization code for the ESSI and CODEC.
- Vectors.asm: Contains the vector table for the DSP EVM modules.
- Echo.asm: Sample code that illustrates DSP processing.

All the procedures that were discussed in Section D.6, "Digital Interface (ESSI – Codec)," and Section D.7, "Programming the CS4218 Codec," have been included in these files. Therefore it will take little effort on the part of the programmer to quickly generate an application using the CS4218 codec. If a desired property in the control information is needed, simple modifications can be made to these files.

### D.11.1 Echo Program

This example shows a simulation of an echo of an input signal using a number of time-delayed sample. To implement a time-delayed echo on the DSP, a sample is fed into the DSP from the codec. The new sample is then divided by two to maintain stability and is then added to a time delayed sample. The sum of the signals is, again, divided by two and then sent out to the codec.

Figure D-3 displays the block diagram describing this process.



**Figure D-3. Block Diagram of a Delayed Sample (echo)**

### D.11.2 Echo Code

To begin the echo program, the following files are included to simplify the initialization, the interface, and the transferring mechanism of the codec:

- ioequ.asm
- intequ.asm
- ada\_equ.asm
- vectors.asm
- ada\_init.asm

The next step is to define the transmit and receive buffers and pointers.

After performing the task of defining the receive and transmit buffers and pointers, the control information constants for the codec will also need to be defined.

The following steps need to be performed:

1. Include codec and I/O files.
2. Define transmit and receive buffer and pointers.
3. Define codec control constants.

Example D-19 illustrates the tasks of including initialization and interface files, defining transmit and receive buffers and pointers, and setting up control word constants.

## Example D-19 Include, Define, and Set-Up Tasks

```

;*****
nolist
include 'ioequ.asm'
include 'integu.asm'
include 'ada_equ.asm'
include 'vectors.asm'
list

;*****
;---Buffer for talking to the CS4218

        org      x:$0
RX_BUFF_BASE equ      *
RX_data_1_2 ds 1      ; data time slot 1/2 for RX ISR (left audio)
RX_data_3_4 ds 1      ; data time slot 3/4 for RX ISR (right audio)

TX_BUFF_BASE equ      *
TX_data_1_2 ds 1      ; data time slot 1/2 for TX ISR (left audio)
TX_data_3_4 ds 1      ; data time slot 3/4 for TX ISR (right audio)

RX_PTR ds 1; Pointer for rx buffer
TX_PTR ds 1; Pointer for tx buffer

CTRL_WD_12 equ MIN_LEFT_ATTEN+MIN_RIGHT_ATTEN+LIN2+RIN2
CTRL_WD_34 equ MIN_LEFT_GAIN+MIN_RIGHT_GAIN

```

After setting up the constants needed for the codec, the DSP needs to be set up and initialized.

1. The DSP will need to know what speed the PLL is running at. For this application the PLL will be set to 86.016MHz.
2. The interrupts are masked with the correct values.
3. The hardware stack pointer is initialized.
4. Operate DSP on Mode 0.
5. The data interrupt stack pointer is initialized, which is the stack used in the ISR for the codec.
6. Assert linear addressing for the stack pointer used for by the data interrupts.

Example D-20 illustrates the initialization procedures of the DSP:

**Example D-20 DSP Initialization Procedure**


---

```

org      p:$100
START
main
    movep    #$040006,x:M_PCTL    ; PLL 7 X 12.288 = 86.016MHz
    ori      #3,mr                ; mask interrupts
    movec    #0,sp                ; clear hardware stack pointer
    move     #0,omr               ; operating mode 0
    move     #$40,r7              ; initialize stack pointer for ISR
    move     #-1,m7               ; linear addressing

```

---

Following the initialization procedures of the DSP, the codec also needs to be initialized. Again, using the supplied code, a jump statement can be made to start the CODEC/ESSI initialization routine. Example D-21 demonstrates this procedure.

**Example D-21 Initializing CODEC/ESSI**


---

```

jsr  ada_init          ;initialize CODEC/ESSI

```

---

The DSP and codec are ready to receive instructions to receive, process, and transmit data. The echo implementation requires that a buffer is setup and initialized. The code in Example D-22 can be used to perform these steps.

**Example D-22 Setting Up and Initializing Buffer**


---

```

move     #$0400,r4          ; start echo buffer at $400
move     #$03FF,m4          ; make echo buffer 1024 deep

clr      a                  ; clear a
rep      #$03FF              ; clear the echo buffer
move     a,l:(r4)+

```

---

In order to receive data from the ESSI port, the programmer must ensure that data is received at the beginning of the frame. Thus, it is necessary to check the status bits to ensure that data receive starts at the beginning of the frame and not in the middle. Once a receive frame synchronization is detected, data can be manipulate through the receive memory location, RX\_BUFF\_BASE. Afterwards, the data can be processed and then moved into the transmit pointer. All of these procedures can be implemented in an infinite loop to continuous receive, process, and transmit the data.

In the case of the echo program, Example D-23 illustrates the implementation.

## Example D-23 Implementation of Echo Program

```

echo_loop

    jset      #3,x:M_SSISR0,*      ; wait for rx frame sync
    jclr      #3,x:M_SSISR0,*      ; wait for rx frame sync
    clr a
    clr b
    move      x:RX_BUFF_BASE,a     ; receive left
    move      x:RX_BUFF_BASE+1,b   ; receive right
    asr       a                    x:(r4),x0 ; divide them by 2 and get oldest
    asr       b                    y:(r4),y0 ; samples from buffer
    add       x0,a                  ; add the new samples and the old
    add       y0,b
    asr       a                    ; reduce magnitude of new data
                                ; (to ensure stability)

    asr       b
    move      a,x:(r4)              ; save the altered samples
    move      b,y:(r4)+            ; and bump the pointer
    move      a,x:TX_BUFF_BASE     ; transmit left
    move      b,x:TX_BUFF_BASE+1   ; transmit right

    jmp       echo_loop

echo
  
```

After receiving the left and right channels, the data is quickly divided by two. Then the left and right channels are added to the time-delayed samples, which were stored on the echo buffer. The magnitude is reduced by two and the echo buffer is updated with the newest output sample. The left-and-right processed channels are then sent to the transmit buffers, where it is sent to the ESSI port and eventually to the CODEC. The procedures loop infinitely until manually stopped.

Example D-24 combines all the separate pieces of the echo code into an application that performs the time-delayed echo.

## Example D-24 Application of Echo Code

```

;*****
nolist
include 'ioequ.asm'
include 'integu.asm'
include 'ada_equ.asm'
include 'vectors.asm'
list

;*****

;---Buffer for talking to the CS4218

      org      x:$0
RX_BUFF_BASE equ      *
RX_data_1_2 ds 1      ; data time slot 1/2 for RX ISR (left audio)
RX_data_3_4 ds 1      ; data time slot 3/4 for RX ISR (right audio)

TX_BUFF_BASE equ      *
TX_data_1_2 ds 1      ; data time slot 1/2 for TX ISR (left audio)
TX_data_3_4 ds 1      ; data time slot 3/4 for TX ISR (right audio)

RX_PTR      ds 1      ; Pointer for rx buffer
TX_PTR      ds 1      ; Pointer for tx buffer

CTRL_WD_12 equ      MIN_LEFT_ATTEN+MIN_RIGHT_ATTEN+LIN2+RIN2
CTRL_WD_34 equ      MIN_LEFT_GAIN+MIN_RIGHT_GAIN

      org      p:$100
START
main
      movep    #$040006,x:M_PCTL ; PLL 7 X 12.288 = 86.016MHz
      ori      #3,mr             ; mask interrupts
      movec    #0,sp             ; clear hardware stack pointer
      move     #0,omr            ; operating mode 0
      move     #$40,r7           ; initialize stack pointer for isr
      move     #-1,m7            ; linear addressing
      jsr      ada_init          ; initialize codec

      move     #$0400,r4         ; start echo buffer at $400
      move     #$03FF,m4        ; make echo buffer 1024 deep

      clr      a                 ; clear a
      rep      #$03FF           ; clear the echo buffer
      move     a,l:(r4)+

```

echo\_loop

```

jset      #3,x:M_SSISR0,*      ; wait for rx frame sync
jclr      #3,x:M_SSISR0,*      ; wait for rx frame sync
clr a
clr b
move      x:RX_BUFF_BASE,a      ; receive left
move      x:RX_BUFF_BASE+1,b    ; receive right
asr       a      x:(r4),x0      ; divide them by 2 and get oldest
asr       b      y:(r4),y0      ; samples from buffer
add       x0,a                  ; add the new samples and the old
add       y0,b
asr       a                      ; reduce magnitude of new data
                                   ; (to ensure stability)

asr       b
move      a,x:(r4)              ; save the altered samples
move      b,y:(r4)+            ; and bump the pointer
move      a,x:TX_BUFF_BASE      ; transmit left
move      b,x:TX_BUFF_BASE+1    ; transmit right

jmp       echo_loop

include   'ada_init.asm'        ; used to include codec
                                   ; initialization routines

```

echo

end

---

# INDEX

## Symbols

" C-5  
 # C-9  
 #< C-9  
 #> C-9  
 % C-4  
 \* C-6  
 ++ C-6, C-7  
 ; C-1  
 ;; C-2  
 < C-7  
 << C-7  
 > C-8  
 ? C-3  
 @ C-6  
 \ C-2  
 ^ C-4

## A

A/D converter 3-7  
 AAR0  
   programming 3-4  
 Address Attribute Pin Polarity Bit, BAAP 3-5  
 Address Attribute Pin, AA0 3-4  
 Address Attribute Pin, AA1 3-6  
 Address Attribute Register, AAR0 3-4  
 Address Muxing Bit, BAM 3-5  
 Address Pins, A(0:17) 3-4, 3-6  
 Address Priority Disable Bit, APD 3-4  
 Address to Compare Bits, BAC(11:0) 3-6  
 Addressing  
   I/O short C-7  
   immediate C-9  
   long C-8  
   long immediate C-9  
   short C-7  
   short immediate C-9  
 Analog Input/Output 3-8  
 Assembler 2-12  
   mode C-33  
   option C-34  
   warning C-41  
 assembler 2-1  
   control 2-9  
   data definition/storage allocation 2-9  
   directives 2-8

  listing control and options 2-10  
   macros and conditional assembly 2-11  
   object file control 2-10  
   options 2-6  
   significant characters 2-8  
   structured programming 2-11  
   symbol definition 2-9  
 assembler control 2-9  
 assembler directives 2-8  
 assembler options 2-6  
 assembling the example program 2-12  
 assembling the program 2-5  
 assembly programming 2-1  
 AT29LV010A 3-6  
 audio 3-7  
 audio codec 3-1, 3-7  
 audio interface cable 1-2  
 audio source 1-2

## B

Buffer  
   address C-10  
   end C-23  
 buffer space and pointers D-9

## C

Checksum C-37  
 Codec 3-7, 3-8, 3-10, D-2, D-20  
   Control Data Chip Select Pin, MF4/CCS 3-10  
   Control Data Clock Pin, MF3/CCLK 3-10  
   Control Information (MSB) D-10  
   control parameters D-10  
   digital interface 3-8  
   digital interface connections 3-9  
   initializing and interfacing D-12  
   Left Input #2 Pin, LIN2 3-8  
   Master Clock Pin, CLKIN 3-7  
   modes of serial operation 3-9  
   ports, initialization D-19  
   programming D-1  
   Programming the CS4218 D-8  
   Reset Pin, RESET 3-10  
   Serial Sync Signal Pin, SSYNC 3-10  
 command converter 3-1, 3-10  
 command format  
   assembler 2-5

Comment C-14  
     delimiter C-1  
     object file C-13  
     unreported C-2  
 comment field 2-3  
 Conditional assembly C-28, C-37  
 Constant  
     define C-14, C-15  
     storage C-11  
 Constants D-9  
 Control Data Input Pin, MF2/CDIN 3-10  
 Control Register A, settings D-13  
 Control Register B, settings D-13  
 Crystal Semiconductor CS4215 3-7  
 CS4218 3-7  
 Cycle count C-37

## D

D/A converter 3-7  
 Data Pins, D(0:23) 3-4, 3-6  
 data transfer fields 2-3  
 Debugger 2-1, 2-17  
     running the 2-19  
 Debugger software 2-17  
 Debugger window display 2-18  
 development process flow 2-1  
 device D-2  
 Directive C-10  
     .BREAK C-55  
     .CONTINUE C-56  
     .FOR C-56  
     .IF C-57  
     .LOOP C-58  
     .REPEAT C-58  
     .WHILE C-58  
 BADDR C-10  
 BSB C-11  
 BSC C-11  
 BSM C-12  
 BUFFER C-12  
 COBJ C-13  
 COMMENT C-14  
 DC C-14  
 DCB C-15  
 DEFINE C-5, C-16, C-37  
 DS C-17  
 DSM C-17  
 DSR C-18  
 DUP C-18  
 DUPA C-19  
 DUPC C-20  
 DUPF C-21  
 END C-22

ENDBUF C-23  
 ENDIF C-23  
 ENDM C-23  
 ENDSEC C-24  
 EQU C-24  
 EXITM C-25  
 FAIL C-25  
 FORCE C-26  
 GLOBAL C-26  
 GSET C-26  
 HIMEM C-27  
 IDENT C-27  
 IF C-28  
 in loop C-37  
 INCLUDE C-29  
 LIST C-29  
 LOCAL C-30  
 LOMEM C-30  
 LSTCOL C-31  
 MACLIB C-31  
 MACRO C-32  
 MODE C-33  
 MSG C-33  
 NOLIST C-34  
 OPT C-34  
 ORG C-42  
 PAGE C-45  
 PMACRO C-45  
 PRCTL C-46  
 RADIX C-46  
 RDIRECT C-47  
 SCSJMP C-47  
 SCSREG C-48  
 SECTION C-48  
 SET C-51  
 STITLE C-51  
 SYMOBJ C-51  
 TABS C-52  
 TITLE C-52  
 UNDEF C-52  
 WARN C-52  
 XDEF C-53  
 XREF C-53

Domain Technologies Debugger 1-1, 2-17  
 DSP development tools 2-1  
 DSP linker 2-12  
 DSP56002 3-10  
 DSP56002 Receive Data Pin, RXD 3-11  
 DSP56002 Transmit Data Pin, TXD 3-11  
 DSP56300 Family Manual 3-1  
 DSP56303 2-1  
     Chip Errata 3-2  
     Product Specification 1-1  
     Product Specification, Revision 1.02 3-1

- Technical Data 1-1, 3-1
- User's Manual 3-1
- DSP56303 Features 3-1
- DSP56303EVM
  - additional requirements 1-2
  - Component Layout 3-2
  - connecting to the PC 1-4
  - contents 1-1
  - description 3-1
  - features 3-1
  - Flash PEROM 3-2
  - functional block diagram 3-3
  - installation procedure 1-2
  - interconnection diagram 1-4
  - memory 3-2
  - power connection 1-4
  - Product Information 1-1
  - SRAM 3-2
  - User's Manual 1-1

## E

- Echo Code D-31
- Echo Program D-31
- Enhanced Synchronous Serial Port 0 (ESSI0) 3-13
- Enhanced Synchronous Serial Port 1 (ESSI1) 3-14
- ESSI Pin Definition D-4
- ESSI Port Registers D-4
- ESSI Ports Background D-3
- ESSI ports, enabling interrupts D-23
- ESSI Registers D-5
- ESSI, initializing and interfacing D-12
- ESSI, receive data interrupt D-25
- ESSI/Codec Pin Setup D-8
- ESSI/GPIO pins D-4
- ESSI0 3-7
- ESSI1 3-7
- example
  - assembling the 2-12
- example program 2-3
- Expansion Bus Control 3-15
- Expression
  - address C-37
  - compound C-61
  - condition code C-59
  - formatting C-61
  - operand comparison C-60
  - radix C-46
  - simple C-59
- External Access Type Bits, BAT(1:0) 3-5

## F

- field

- comment 2-3
- data transfer 2-3
- label 2-2
- operand 2-3
- operation 2-2
- X data transfer 2-3
- Y data transfer 2-3

## File

- include C-29
- listing C-38

## Flash 3-2

- Flash Address Pins, A(0:16) 3-6
- Flash Chip Enable Pin, CE 3-6
- Flash Data Pins, I/O(0:7) 3-6
- Flash Output Enable Pin, OE 3-6
- Flash PEROM 3-2, 3-6
  - connections 3-6
  - stand-alone operation 3-6
- Flash Write Enable Pin, WE 3-6

## format

- assembler command 2-5
- source statement 2-2

## Function C-6

## G

- GPIO pins, configuration D-15
- GPIO Registers D-5
- GS71024T-10 3-3

## H

- headphones 1-2
- Host Address Pin, HA2 3-10
- host PC 3-10
- Host PC Data Terminal Ready Pin, DTR 3-11
- Host PC Receive Data Pin, RD 3-11
- host PC requirements 1-2
- Host PC Transmit Data Pin, TD 3-11
- Host Port (HI08) 3-14

## I

- Include file C-29

## J

- J1 1-3
- J4 1-3, 3-7
- J5 1-3, 3-7
- J6 3-12
- J7 3-7
- J8 1-3, 3-11
- J9 3-3, 3-7
- JP4 Jumper Block (ESSI1) D-8

JP5 Jumper Block (ESSIO) D-7  
JTAG 3-10

## K

kit contents 1-1

## L

Label  
    local C-38, C-41  
label field 2-3  
LED, red 3-10  
Left Channel Output Pin, LOUT 3-8  
Line continuation C-2  
linker 2-1, 2-12  
    directives 2-16  
    options 2-13  
linker directives 2-16  
Listing file C-38  
    format C-31, C-38, C-40, C-45, C-52  
    sub-title C-51  
    title C-52  
LM4880 3-8  
Location counter C-6, C-42  
Long Memory Data Moves 3-4

## M

Macro  
    call C-38  
    comment C-37  
    definition C-32, C-38  
    directive C-32  
    end C-23  
    exit C-25  
    expansion C-39  
    library C-31, C-39  
    purge C-45  
Macro argument  
    concatenation operator C-2  
    local label override operator C-4  
    return hex value operator C-4  
    return value operator C-3  
MAX212 3-11  
Memory  
    limit C-27, C-30  
    utilization C-39  
Memory space C-39, C-42  
Mode Selection 3-15  
Modes D-2  
Motorola  
    DSP linker 2-12

## N

Number of Bits to Compare Bits, BCN(3:0) 3-6

## O

Object file  
    comment C-13  
    identification C-27  
    symbol C-41, C-51  
object files 2-1  
OnCE commands 3-10  
OnCE/JTAG conversion 3-10  
operand field 2-3  
operand fields 2-3  
Operating Mode, DSP56307 3-6  
operation field 2-3  
Option  
    AE C-35, C-37  
    assembler operation C-36  
    CC C-36, C-37  
    CEX C-35, C-37  
    CK C-36, C-37  
    CL C-35, C-37  
    CM C-36, C-37  
    CONST C-36, C-37  
    CONTC C-37  
    CONTCK C-36, C-37  
    CRE C-35, C-37  
    DEX C-36, C-37  
    DLD C-36, C-37  
    DXL C-35, C-37  
    FC C-35, C-38  
    FF C-35, C-38  
    FM C-35, C-38  
    GL C-36, C-38  
    GS C-36, C-38  
    HDR C-35, C-38  
    IC C-36, C-38  
    IL C-35, C-38  
    INTR C-36, C-38  
    LB C-36, C-38  
    LDB C-36, C-38  
    listing format C-35  
    LOC C-35, C-38  
    MC C-35, C-38  
    MD C-35, C-38  
    message C-35  
    MEX C-35, C-39  
    MI C-36, C-39  
    MSW C-35, C-39  
    MU C-35, C-39  
    NL C-35, C-39  
    NOAE C-39

NOCC C-39  
 NOCEX C-39  
 NOCK C-39  
 NOCL C-39  
 NOCM C-39  
 NODEX C-39  
 NODLD C-39  
 NODXL C-39  
 NOFC C-39  
 NOFF C-39  
 NOFM C-39  
 NOGS C-39  
 NOHDR C-39  
 NOINTR C-39  
 NOMC C-39  
 NOMD C-39  
 NOMEX C-39  
 NOMI C-39  
 NOMSW C-39  
 NONL C-39  
 NONS C-40  
 NOPP C-40  
 NOPS C-40  
 NORC C-40  
 NORP C-40  
 NOSCL C-40  
 NOU C-40  
 NOUR C-40  
 NOW C-40  
 NS C-36, C-40  
 PP C-35, C-40  
 PS C-36, C-40  
 PSM C-36  
 RC C-35, C-40  
 reporting C-35  
 RP C-36, C-40  
 RSV C-36  
 S C-35, C-40  
 SCL C-36, C-41  
 SCO C-36, C-41  
 SI C-36  
 SO C-36, C-41  
 SVO C-36  
 symbol C-36  
 U C-35, C-41  
 UR C-35, C-41  
 W C-35, C-41  
 WEX C-41  
 XLL C-36, C-41  
 XR C-36, C-41

## P

P Space Enable Bit, BPEN 3-6

Packing Enable Bit, BPAC 3-5  
 PC 3-10  
 PC requirements 1-2  
 PEROM 3-6  
     stand-alone operation 3-6  
 Pin Setup Descriptions D-7  
 Pins D-20  
 power supply, external 1-2, 1-4  
 program  
     assembling the 2-5  
     example 2-3  
     writing the 2-2  
 Program counter C-6, C-42  
 programming  
     AAR0 3-4  
     assembly 2-1  
     development 2-1  
     example 2-1

## Q

Quick Start Guide 1-1

## R

Read Enable Pin, RD 3-4, 3-6  
 Register C, data direction D-18  
 Register D, data direction D-18  
 Reset, DSP56002 3-11  
 Reset, DSP56303 3-7  
 Right Channel Output Pin, ROUT 3-8  
 Right Input #2 Pin, RIN2 3-8  
 RS-232 cable connection 1-4  
 RS-232 interface 3-10  
 RS-232 interface cable 1-2  
 RS-232 serial interface 3-10  
 running the Debugger program 2-19

## S

Sampling frequency 3-7  
 SCI, DSP56002 3-10  
 Section C-48  
     end C-24  
     global C-26, C-38, C-49  
     local C-30, C-49  
     nested C-40  
     static C-38, C-49  
 Serial Clock Pin, SCK0 3-10  
 Serial Communication Interface Port (SCI) 3-12  
 Serial Control Pin 0, SC00 3-10  
 Serial Control Pin 0, SC10 3-10  
 Serial Control Pin 1, SC01 3-10  
 Serial Control Pin 1, SC11 3-10

Serial Control Pin 2, SC02 3-10  
 Serial Control Pin 2, SC12 3-10  
 serial interface 3-10  
 Serial Port Clock Pin, SCLK 3-10  
 Serial Port Data In Pin, SDIN 3-10  
 Serial Port Data Out Pin, SDOUT 3-10  
 Serial Receive Data Pin, SRD0 3-10  
 Serial Transmit Data Pin, STD0 3-10  
 Source file  
     end C-22  
 source statement format 2-2  
 SRAM 3-2, 3-3  
     connections 3-3  
 SRAM Address Pins, A(0:14) 3-4  
 SRAM Chip Enable Pin, E 3-4  
 SRAM Data Pins, IO(0:23) 3-4  
 SRAM memory map 3-4  
 SRAM Output Enable Pin, OE 3-4  
 SRAM Write Enable Pin, WE 3-4  
 stand-alone operation 3-6  
 Stereo Headphones 3-8  
 Stereo Input 3-8  
 Stereo Output 3-8  
 String  
     concatenation C-6, C-7  
     delimiter C-5  
     packed C-40  
 Symbol  
     case C-38  
     cross-reference C-37  
     equate C-24, C-37  
     global C-38  
     listing C-40  
     set C-26, C-51  
     undefined C-41

## T

Tutorial, codec programming D-1

## U

Unified Memory Map 3-4

## W

Warning C-41

Write Enable Pin, WR 3-4, 3-6

## X

X data transfer field 2-3

X Space Enable Bit, BXEN 3-6

## Y

Y data transfer field 2-3

Y Space Enable Bit, BYEN 3-6

Quick Start Guide	<b>1</b>
Example Test Program	<b>2</b>
DSP56303EVM Technical Summary	<b>3</b>
DSP56303EVM Schematics	<b>A</b>
DSP56303EVM Parts List	<b>B</b>
Motorola Assembler Notes	<b>C</b>
Codec Programming Tutorial	<b>D</b>
Index	<b>I</b>

**1**

Quick Start Guide

**2**

Example Test Program

**3**

DSP56303EVM Technical Summary

**A**

DSP56303EVM Schematics

**B**

DSP56303EVM Parts List

**C**

Motorola Assembler Notes

**D**

Codec Programming Tutorial

**I**

Index