


4-Bit Magnitude Comparator


This 4-Bit Magnitude Comparator compares two 4-bit nibbles and gives a high voltage level on either the $A > B_{out}$, $A = B_{out}$, or $A < B_{out}$ output, leaving the other two at a low voltage level. This device also has $A > B_{in}$ and $A < B_{in}$ inputs, eliminating the need for external gates when cascading

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- DC, AC parameters guaranteed from -55°C to 125°C


DV74HC85




N Suffix
Plastic DIP
AVG-003 Case



D Suffix
Plastic SOP
AVG-004 Case



PIN ASSIGNMENT



TRUTH TABLE

Data Inputs				Cascading Inputs			Output		
A_3, B_3	A_2, B_2	A_1, B_1	A_0, B_0	$A > B_{in}$	$A = B_{in}$	$A < B_{in}$	$A > B$	$A = B_{out}$	$A < B_{out}$
$A_3 > B_3$	X	X	X	X	X	X	H	L	L
$A_3 < B_3$	X	X	X	X	X	X	L	L	H
$A_3 = B_3$	$A_2 > B_2$	X	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	X	X	X	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	X	X	X	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	X	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	H	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	H	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	L	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	H	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	H	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	X	H	X	L	H	L

H = High Logic Level L = Low Logic Level X = Don't Care

ABSOLUTE MAXIMUM RATINGS

Maximum ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	± 20	mA
I _{OUT}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, Plastic DIP (SOP Package)	750	mW
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1mm from Case for 10 Seconds (Plastic DIP or SOP Package)	260	°C

GUARANTEED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Ambient Temperature	-55	+125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} =2.0V V _{CC} =4.0V V _{CC} =6.0V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} V	Guaranteed Limits			Unit
				25°C to -55°C	≤85°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} = 0.1 V, I _{OUT} ≤ 20 μA or V _{OUT} = V _{CC} - 0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{OUT} = 0.1 V, I _{OUT} = 20 μA or V _{OUT} = V _{CC} - 0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0 μA	6.0	8.0	80	160	μA


85

AC ELECTRICAL CHARACTERISTICS over full operating conditions ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

Symbol	Parameter	Vcc V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
t_{PLH} , t_{PHL}	Maximum Propagation Delay Time, Input A or B To Outputs A>B or A<B	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
t_{PLH} , t_{PHL}	Maximum Propagation Delay Time, Input A or B To Outputs A=B	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
t_{PLH} , t_{PHL}	Maximum Propagation Delay Time, Input A <B or A=B to Output A>B	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
t_{PLH} , t_{PHL}	Maximum Propagation Delay Time, Input A >B or A=B to Output A<B	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
t_{PLH} , t_{PHL}	Maximum Propagation Delay Time, Input A = B to Output A=B	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
t_{TLH} , t_{THL}	Maximum Output Transition Time Any Output	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C_{IN}	Maximum Input Capacitance	—	10	10	10	pF

CPD	Power Dissipation Capacitance (Per Gate) Used to determine the no-load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	Typical @ 25°C, V _{CC} = 5 V	pF
		50	

85 SWITCHING WAVEFORMS



Input and Output Threshold Voltage:
 $V_T = 50\% V_{CC}$ for HC, 1.3V for HCT,
 $V_H = V_{CC}$ for HC, 3V for HCT