

General Description

The MAX6369-MAX6374 are pin-selectable watchdog timers that supervise microprocessor (µP) activity and signal when a system is operating improperly. During normal operation, the microprocessor should repeatedly toggle the watchdog input (WDI) before the selected watchdog timeout period elapses to demonstrate that the system is processing code properly. If the µP does not provide a valid watchdog input transition before the timeout period expires, the supervisor asserts a watchdog (WDO) output to signal that the system is not executing the desired instructions within the expected time frame. The watchdog output pulse can be used to reset the µP or interrupt the system to warn of processing errors.

The MAX6369-MAX6374 are flexible watchdog timer supervisors that can increase system reliability through notification of code execution errors. The family offers several pin-selectable watchdog timing options to match a wide range of system timing applications:

- Watchdog startup delay: provides an initial delay before the watchdog timer is started.
- Watchdog timeout period: normal operating watchdog timeout period after the initial startup delay.
- Watchdog output/timing options: open drain (100ms) or push-pull (1ms).

The MAX6369–MAX6374 operate over a +2.5V to +5.5V supply range and are available in miniature 8-pin SOT23 packages.

Applications

Embedded Control Systems

Industrial Controllers

Critical µP and Microcontroller (µC) Monitoring

Automotive

Telecommunications

Networking

Features

- **♦ Precision Watchdog Timer for Critical** μP Applications
- ♦ Pin-Selectable Watchdog Timeout Periods
- ♦ Pin-Selectable Watchdog Startup Delay Periods
- **♦** Ability to Change Watchdog Timing Characteristics Without Power Cycling
- ♦ Open-Drain or Push-Pull Pulsed Active-Low **Watchdog Output**
- ♦ Watchdog Timer Disable Feature
- ♦ +2.5V to +5.5V Operating Voltage
- ♦ 8µA Low Supply Current
- ♦ No External Components Required
- ♦ Miniature 8-Pin SOT23 Package

Ordering Information

PART	TEMP. RANGE	PIN- PACKAGE	TOP MARKS	
MAX6369 KA-T	-40°C to +85°C	8 SOT23-8	AADC	
MAX6370 KA-T	-40°C to +85°C	8 SOT23-8	AADD	
MAX6371 KA-T	-40°C to +85°C	8 SOT23-8	AADE	
MAX6372 KA-T	-40°C to +85°C	8 SOT23-8	AADF	
MAX6373 KA-T	-40°C to +85°C	8 SOT23-8	AADG	
MAX6374 KA-T	-40°C to +85°C	8 SOT23-8	AADH	

Note: All devices are available in tape-and-reel only. Required order increment is 2,500 pieces.

Pin Configuration appears at end of data sheet.

Selector Guide

PART	OUTPUT	WDO PULSE WIDTH (ms)	MINIMUM STARTUP DELAY	MINIMUM WATCHDOG TIMEOUT
MAX6369	Open Drain	100	Selectable: 1ms to 60s	Selectable: 1ms to 60s
MAX6370	Push-Pull	1	Selectable: 1ms to 60s	Selectable: 1ms to 60s
MAX6371	Open Drain	100	60s	Selectable: 1ms to 60s
MAX6372	Push-Pull	1	60s	Selectable: 1ms to 60s
MAX6373	Open Drain	100	Selectable: 200µs to 60s or first edge	Selectable: 30µs to 10s
MAX6374	Push-Pull	1	Selectable: 200µs to 60s or first edge	Selectable: 30µs to 10s

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)	Continuous F
V _C C0.3V to +6V	SOT23-8
WDI0.3V to +6V	Operating Te
WDO (Open Drain: MAX6369/71/73)0.3V to +6V	Storage Tem
WDO (Push-Pull: MAX6370/72/740.3V to (V _{CC} + 0.3V)	Junction Ten
SET0, SET1, SET20.3V to (V _{CC} + 0.3V)	Lead Tempe
Maximum Current, Any Pin (input/output) 20mA	Vcc Rise or

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
SOT23-8 (derate 8.75mW/°C above +70°C	C)700mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
V _{CC} Rise or Fall Rate	0.05V/µs

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.5V \text{ to } +5.5V, \text{SET}_{-} = V_{CC} \text{ or GND, T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at T}_{A} = +25^{\circ}\text{C} \text{ and } V_{CC} = +3V.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS	
Operating Voltage Range	Vcc			2.5		5.5	V	
Supply Current	Icc	No load			8	20	μΑ	
Input High Voltage	VIH	WDI, SET0, SET1, SET	2	0.8 × V _{CC}			V	
Input Low Voltage	1/	WDI, SET0, SET1,	V _{CC} ≥ 3.3V			0.8	V	
Input Low Voltage	VIL	SET2	V _{CC} ≥ 2.5V			0.6		
Logic Input Current (Note 2)		WDI or SET_ = 0 or Vo	C		0	±10	nA	
WDO Output Low	Va	ISINK = 1.2mA, V _{CC} > output asserted	2.7V, watchdog			0.3	V	
Voltage	VoL	I _{SINK} = 6mA, V _{CC} > 4.5V, watchdog output asserted				0.4	V	
WDO Leakage Current	ILKG	V _{NDO} = 0 to +5.5V, output deasserted, MAX6369/MAX6371/MAX6373				1	μА	
WDO Output High	\/-··	ISOURCE = 500μA, Vcc output deasserted	c > 2.7V, watchdog	0.8 × V _{CC}			V	
Voltage	VOH	ISOURCE = 800μA, Vco	$I_{SOURCE} = 800 \mu A$, $V_{CC} > 4.5 V$, watchdog output deasserted $V_{CC} - 1.5$			V		
MAX6369/MAX6370								
		SET2 = 0, SET1 = 0, S	ET0 = 0	1		3		
		SET2 = 0, SET1 = 0, S	ETO = V _{CC}	10		30 ms		
		SET2 = 0, SET1 = V _{CC}	;, SET0 = 0	30		90		
		SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC}		Watchdog Disabled		bled		
Startup Delay Period	tDELAY	SET2 = V_{CC} , SET1 = 0), SET0 = 0	100		300	ms	
		SET2 = V_{CC} , SET1 = 0), SET0 = V_{CC}	1		3		
		SET2 = V _{CC} , SET1 = V	/ _{CC} , SET0 = 0	10		30	S	
		SET2 = V _{CC} , SET1 = V	V_{CC} , SET0 = V_{CC}	60		180		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2.5V \text{ to } +5.5V, \text{SET}_{-} = V_{CC} \text{ or GND, } T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = +3V$.) (Note 1)

SET2 = 0, SET1 = 0, SET0 = 0	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Watchdog Timeout Period AUD SET2 = 0, SET1 = VCC, SET0 = CVC Watchdog Disabled Watchdog Disabled SET2 = VCC, SET1 = 0, SET0 = VCC SET2 = VCC, SET1 = CVC Watchdog Disabled SET2 = VCC, SET1 = CVC, SET0 = CVC 1 3 3 SET2 = VCC, SET1 = CVC, SET0 = CVC 1 3 3 SET2 = VCC, SET1 = VCC, SET0 = CVC 1 3 3 SET2 = VCC, SET1 = VCC, SET0 = VCC 1 3 3 SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180 1 NO NO SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled Watchdog Disabled SET2 = CVC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = CVC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = CVC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdo			SET2 = 0, SET1 = 0, SET0 = 0	1		3		
Watchdog Timeout Period Period Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 100 300 ms SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} 1 3 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 100 300 ms SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} SET0 = 0 10 30 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled All other SET_ conditions 60 180 SET2 = 0, SET1 = V _{CC} , SET0 = 0 1 3 SET2 = 0, SET1 = 0, SET0 = 0 1 3 SET2 = 0, SET1 = 0, SET0 = 0 10 30 SET2 = 0, SET1 = V _{CC} , SET0 = 0 10 30 SET2 = 0, SET1 = V _{CC} , SET0 = 0 10 30 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 100 300 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 100 300 SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} , SET0 = 0 3 9 ms SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} , SET0 = 0 3 9 ms SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 300 900 ms SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 3 9 s SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} 3 9 ms SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} 3 9 ms SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 3 9 ms SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Ge Ge Ge Ge Ge Ge Ge G			SET2 = 0, SET1 = 0, SET0 = V _{CC}	10		30	ms	
Period SET2 = VCc, SET1 = 0, SET0 = 0 100 300 ms SET2 = VCc, SET1 = 0, SET0 = VCc 1 3 3 8 SET2 = VCc, SET1 = 0, SET0 = VCc 10 30 9 8 MAX6371/MAX6372 SET2 = 0, SET1 = VCc, SET0 = VCc Watchdog Disabled All other SET_ conditions 60 180 s SET2 = 0, SET1 = VCc, SET0 = VCc Watchdog Disabled All other SET_ conditions 60 180 s s SET2 = 0, SET1 = 0, SET0 = VCc Watchdog Disabled Name SET2 = 0, SET1 = 0, SET0 = VCc 3 9 ms ms ms ms s sET2 = 0, SET1 = VCc, SET0 = VCc Watchdog Disabled watchdog Disabled watchdog Disabled set12 = VCc, SET1 = 0, SET0 = VCc Watchdog Disabled watchdog Disabled set12 = VCc, SET1 = 0, SET0 = VCc Watchdog Disabled set12 = VCc, SET1 = 0, SET0 = VCc Watchdog Disabled set12 = VCc, SET1 = 0, SET0 = VCc Watchdog Disabled set12 = VCc, SET1 = 0, SET0 = VCc Watchdog Disabled set12 = VCc, SET1 = 0, SET0			SET2 = 0, SET1 = V _{CC} , SET0 = 0	30		90		
SE12 = VCc, SE11 = 0, SE10 = VCc	Watchdog Timeout	į .	SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC}	Watchdog Disabled		abled		
SET2 = VCC, SET1 = VCC, SET0 = 0	Period	tWD	SET2 = V _{CC} , SET1 = 0, SET0 = 0	100		300	ms	
SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180			SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC}	1		3		
Max6371/Max6372 Startup Delay Period TDELAY SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled Matchdog Disabled SET2 = 0, SET1 = 0, SET0 = 0 1 3 3 SET2 = 0, SET1 = 0, SET0 = 0 1 3 3 SET2 = 0, SET1 = 0, SET0 = 0 10 30 SET2 = 0, SET1 = V _{CC} , SET0 = 0 10 30 SET2 = 0, SET1 = V _{CC} , SET0 = 0 10 30 SET2 = 0, SET1 = V _{CC} , SET0 = 0 100 300 SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = 0 100 300 Max6373/Max6374 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 3 9 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 3 9 SET2 = V _{CC} , SET1 = 0, SET0 = 0 3 9 SET2 = 0, SET1 = 0, SET0 = 0 3 9 SET2 = 0, SET1 = 0, SET0 = 0 SET2 = 0, SET1 =			SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0	10		30	S	
SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled			SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC}	60		180		
Validation Set Se	MAX6371/MAX6372							
All other SET_conditions	Ctartus Dalay Pariod	+==:	SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC}	Wato	hdog Dis	abled		
SET2 = 0, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = 0 10 30 ms SET2 = 0, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = 0, SET1 = VCC, SET0 = VCC Watchdog Disabled Macchanged Set	Startup Delay Period	IDELAY	All other SET_ conditions	60		180	S	
SET2 = 0, SET1 = VCC, SET0 = 0 10 30 SET2 = 0, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = 0, SET0 = 0 100 300 SET2 = VCC, SET1 = 0, SET0 = 0 100 300 SET2 = VCC, SET1 = 0, SET0 = VCC 300 900 SET2 = VCC, SET1 = VCC, SET0 = 0 3 9 8 SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180 SET2 = VCC, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = 0 60 180 ms SET2 = 0, SET1 = VCC, SET0 = 0 60 180 ms SET2 = VCC, SET1 = VCC, SET0 = 0 200 600 μs SET2 = VCC, SET1 = VCC, SET0 = 0 First Edge (Note 3) SET2 = VCC, SET1 = VCC, SET0 = 0 7 7 7 SET2 = VCC, SET1 = VCC, SET0 = 0 7 7 7 SET2 = VCC, SET1 = VCC, SET0 = VCC 7 7 7 SET2 = VCC, SET1 = VCC, SET0 = VCC 7 7 7 SET2 = VCC, SET1 = VCC, SET0 = VCC 7 7 7 SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 7 3 3 9 ms			SET2 = 0, SET1 = 0, SET0 = 0	1		3		
Watchdog Time-Out Period SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = 0 100 300 ms SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} 300 900 ms SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 s MAX6373/MAX6374 SET2 = 0, SET1 = 0, SET0 = 0 3 9 ms SET2 = 0, SET1 = 0, SET0 = 0 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 60 180 ps SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} First Edge (Note 3) set2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} First Edge (Note 3) set2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 3 9 ms Watchdog Timeout SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC}			SET2 = 0, SET1 = 0, SET0 = V _{CC}	3		9	ms	
SET2 = VCC, SET1 = 0, SET0 = 0 100 300 ms SET2 = VCC, SET1 = 0, SET0 = VCC 300 900 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 300 900 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180 ms SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180 ms SET2 = 0, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = 0, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC Watchdog Disabled ws SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled μs SET2 = VCC, SET1 = VCC, SET0 = VCC First Edge (Note 3) ms SET2 = VCC, SET1 = VCC, SET0 = VCC 60 180 s SET2 = VCC, SET1 = VCC, SET0 = VCC 3 9 ms SET2 = 0, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VCC, SET0 = VCC Watchdog Disabled SET2 = VCC, SET1 = VC			SET2 = 0, SET1 = V _{CC} , SET0 = 0	10		30		
SET2 = VCC, SET1 = 0, SET0 = 0	Watchdog Time-Out	t	SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC}	Wato	Watchdog Disabled			
SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} 300 900 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 3 9 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 SET2 = 0, SET1 = 0, SET0 = 0 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} 3 9 SET2 = 0, SET1 = 0, SET0 = V _{CC} 3 9 SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} 3 9 SET2 = 0, SET1 = V _{CC} , SET0 = 0 60 180 SET2 = 0, SET1 = V _{CC} , SET0 = 0 60 180 SET2 = V _{CC} , SET1 = 0, SET0 = 0 200 600 μs SET2 = V _{CC} , SET1 = 0, SET0 = 0 200 600 μs SET2 = V _{CC} , SET1 = V _{CC} , SET1 = V _{CC} , SET0 = 0 First Edge (Note 3) SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 7 SE	Period	tWD	SET2 = V _{CC} , SET1 = 0, SET0 = 0	100		300	ms	
SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 8			SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC}	300		900		
SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180			SET2 = V_{CC} , SET1 = V_{CC} , SET0 = 0	3		9		
SET2 = 0, SET1 = 0, SET0 = 0 3 9 ms			SET2 = V_{CC} , SET1 = V_{CC} , SET0 = V_{CC}	60		180	S	
$SET2 = 0, SET1 = 0, SET0 = V_{CC} \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = V_{CC} \\ Watchdog Disabled \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = 0, SET0 = 0 \\ SET2 = 0, SET1 = 0, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SE$	MAX6373/MAX6374							
SET2 = 0, SET1 = V _{CC} , SET0 = 0 60 180 S SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} First Edge (Note 3) SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 s SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} 3 9 ms Watchdog Timeout Period 1 3 9 SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} Watchdog Disabled SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} 1 3 SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} 1 3 SET2 = V _{CC} , SET1 = 0, SET0 = 0 10 3 </td <td></td> <td></td> <td>SET2 = 0, SET1 = 0, SET0 = 0</td> <td>3</td> <td></td> <td>9</td> <td>ms</td>			SET2 = 0, SET1 = 0, SET0 = 0	3		9	ms	
SET2 = 0, SET1 = V _{CC} , SET0 = 0 60 180 SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC} SET2 = V _{CC} , SET1 = 0, SET0 = 0 200 600 μs SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 First Edge (Note 3) SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 First Edge (Note 3) SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC} 60 180 s SET2 = 0, SET1 = 0, SET0 = 0 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} SET2 = 0, SET1 = 0, SET0 = V _{CC} SET2 = 0, SET1 = V _{CC} , SET0 = 0 1 3 9 ms SET2 = 0, SET1 = V _{CC} , SET0 = 0 1 3 9 ms SET2 = 0, SET1 = V _{CC} , SET0 = 0 1 3 9 ms SET2 = 0, SET1 = 0, SET0 = V _{CC} SET2 = 0, SET1 = 0, SET0 = 0 1 3 9 μs SET2 = V _{CC} , SET1 = 0, SET0 = 0 10 30 90 μs SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC} 1 3 3 5 SET2 = V _{CC} , SET1 = V _{CC} , SET0 = 0 10 30 s			SET2 = 0, SET1 = 0, SET0 = V _{CC}	3		9		
SET2 = V _{CC} , SET1 = 0, SET0 = 0 200 600 μs			SET2 = 0, SET1 = V _{CC} , SET0 = 0	60		180	S	
$SET2 = V_{CC}, SET1 = 0, SET0 = 0 \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \\ SET2 = 0, SET1 = 0, SET0 = 0 \\ SET2 = 0, SET1 = 0, SET0 = V_{CC} \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \\ SET2 = 0, SET1 = V_{CC}, SET0 = V_{CC} \\ SET2 = 0, SET1 = V_{CC}, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \\ SET2 = V_$	Startup Dolay Pariod	to=: 4)/	SET2 = 0, SET1 = V _{CC} , SET0 = V _{CC}	Wato	hdog Dis	abled		
$SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad First Edge (Note 3) \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \qquad 60 \qquad 180 \qquad s \\ SET2 = 0, SET1 = 0, SET0 = 0 \qquad 3 \qquad 9 \qquad ms \\ SET2 = 0, SET1 = 0, SET0 = V_{CC} \qquad 3 \qquad 9 \qquad ms \\ SET2 = 0, SET1 = 0, SET0 = V_{CC} \qquad 3 \qquad 9 \qquad s \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \qquad 1 \qquad 3 \qquad 9 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \qquad 1 \qquad 3 \qquad 9 \\ SET2 = 0, SET1 = V_{CC}, SET0 = 0 \qquad 1 \qquad 3 \qquad 9 \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \qquad Watchdog Disabled \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \qquad 1 \qquad 3 \\ SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \qquad 1 \qquad 3 \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \qquad 10 \qquad s \\ SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \qquad $	Startup Delay Feriou	IDELAY	SET2 = V _{CC} , SET1 = 0, SET0 = 0	200		600	μs	
$SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} \qquad 60 \qquad 180 \qquad s$ $SET2 = 0, SET1 = 0, SET0 = 0 \qquad 3 \qquad 9 \qquad ms$ $SET2 = 0, SET1 = 0, SET0 = V_{CC} \qquad 3 \qquad 9 \qquad s$ $SET2 = 0, SET1 = 0, SET0 = V_{CC} \qquad 3 \qquad 9 \qquad s$ $SET2 = 0, SET1 = V_{CC}, SET0 = 0 \qquad 1 \qquad 3 \qquad s$ $SET2 = 0, SET1 = V_{CC}, SET0 = V_{CC} \qquad Watchdog Disabled$ $SET2 = V_{CC}, SET1 = 0, SET0 = 0 \qquad 30 \qquad 90 \qquad \mu s$ $SET2 = V_{CC}, SET1 = 0, SET0 = V_{CC} \qquad 1 \qquad 3$ $SET2 = V_{CC}, SET1 = V_{CC}, SET0 = 0 \qquad 10 \qquad 30 \qquad s$			SET2 = V _{CC} , SET1 = 0, SET0 = V _{CC}	First	Edge (No	ote 3)		
$ \text{Watchdog Timeout} \\ \text{Period} \\ \text{Watchdog Timeout} \\ \text{SET2} = 0, \\ \text{SET1} = 0, \\ \text{SET2} = 0, \\ \text{SET1} = V_{CC}, \\ \text{SET0} = V_{CC} \\ \text{SET0} = V_{CC$			SET2 = V_{CC} , SET1 = V_{CC} , SET0 = 0	First	Edge (No	ote 3)		
$ \text{Watchdog Timeout} \\ \text{Period} \\ \text{Watchdog Timeout} \\ \text{SET2} = 0, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = 0, \text{SET1} = V_{CC}, \text{SET0} = V_{CC} \\ \text{Watchdog Disabled} \\ \text{SET2} = V_{CC}, \text{SET1} = 0, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = 0, \text{SET0} = V_{CC} \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET1} = V_{CC}, \text{SET0} = 0 \\ \text{SET2} = V_{CC}, \text{SET0} $			SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC}	60		180	S	
			SET2 = 0, SET1 = 0, SET0 = 0	3		9	ms	
			SET2 = 0, SET1 = 0, SET0 = V _{CC}	3		9		
Period $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			SET2 = 0, SET1 = V _{CC} , SET0 = 0	1		3	5	
	9	two	SET2 = 0, SET1 = V_{CC} , SET0 = V_{CC}	Watc	Watchdog Disabled			
$SET2 = V_{CC}$, $SET1 = V_{CC}$, $SET0 = 0$ 10 30 s	Period	700	SET2 = V _{CC} , SET1 = 0, SET0 = 0	30		90	μs	
			SET2 = V_{CC} , SET1 = 0 , SET0 = V_{CC}	1		3		
$SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC} $ 10 30			SET2 = V_{CC} , SET1 = V_{CC} , SET0 = 0	10		30	S	
			SET2 = V _{CC} , SET1 = V _{CC} , SET0 = V _{CC}	10		30		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2.5V \text{ to } +5.5V, \text{SET}_{-} = V_{CC} \text{ or GND, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = +3V.$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Watchdog Input Pulse Width (Note 2)	twDI	After WDO deasserted	100			ns
Mataladas Outrout Dulas Midth	A	MAX6369/MAX6371/MAX6373	100		300	ms
Watchdog Output Pulse Width	tWDO	MAX6370/MAX6372/MAX6374	1		3	ms
Internal Setup Time (Note 4)	tSETUP	After WDO deasserted	100		300	ms

Note 1: Production tested at $T_A = +25^{\circ}C$. Guaranteed by design over temperature limits.


Note 2: Guaranteed by design.


Note 3: In this setting the watchdog timer is inactive and startup delay ends when WDI sees its first level transition. See *Selecting Device Timing* for more information.

Note 4: After power-up, or a setting change, there is an internal setup time during which WDI is ignored.

Typical Operating Characteristics

(Circuit of Figure 1, $T_A = +25$ °C, unless otherwise noted.)





Pin Description

PIN	NAME	FUNCTION
1	WDI	Watchdog Input. If WDI remains either high or low for the duration of the watchdog timeout period (two), WDO triggers a pulse. The internal watchdog timer clears whenever a WDO is asserted or whenever WDI sees a rising or falling edge.
2	GND	Ground
3	N.C.	Not Connected. Do not make any connection to this pin.
4	SET0	Set Zero. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
5	SET1	Set One. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
6	SET2	Set Two. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
7	WDO	Watchdog Output. Pulses low for the watchdog output pulse width, two, when the internal watchdog times out. The MAX6369/MAX6371/MAX6373 have open-drain outputs and require a pull-up resistor. The MAX6370/MAX6372/MAX6374 outputs are push-pull.
8	Vcc	Supply Voltage (+2.5V to +5.5V)

Table 1. Minimum Timeout Settings

L	OGIC INPU	TS	MAX6369/MAX6370	MAX6371/MAX6372	MAX6373	/MAX6374
SET2	SET1	SET0	t _{DELAY} , t _{WD}	t _{DELAY} = 60s, t _{WD}	tDELAY	t _{WD}
0	0	0	1ms	1ms	3ms	3ms
0	0	1	10ms	3ms	3s	3s
0	1	0	30ms	10ms	60s	1s
0	1	1	Disabled	Disabled	Disabled	Disabled
1	0	0	100ms	100ms	200μs	30µs
1	0	1	1s	300ms	First Edge	1s
1	1	0	10s	3s	First Edge	10s
1	1	1	60s	60s	60s	10s

Detailed Description

The MAX6369–MAX6374 are flexible watchdog circuits for monitoring μP activity. During normal operation, the internal timer is cleared each time the μP toggles the WDI with a valid logic transition (low to high or high to low) within the selected timeout period (twD). The WDO remains high as long as the input is strobed within the selected timeout period. If the input is not strobed before the timeout period expires, the watchdog output is asserted low for the watchdog output pulse width (twDO). The device type and the state of the three logic control pins (SET0, SET1, and SET2) determine watchdog timing characteristics. The three basic timing variations for the watchdog startup delay and the normal

watchdog timeout period are summarized below (see Table 1 for the timeout characteristics for all devices in the family):

• Watchdog Startup Delay:

Provides an initial delay before the watchdog timer is started.

Allows time for the μP system to power up and initialize before assuming responsibility for normal watchdog timer updates.

Includes several fixed or pin-selectable startup delay options from 200µs to 60s, and an option to wait for the first watchdog input transition before starting the watchdog timer.




Figure 1. Functional Diagram




Figure 2. Watchdog Timing

• Watchdog Timeout Period:

Normal operating watchdog timeout period after the initial startup delay.

A watchdog output pulse is asserted if a valid watchdog input transition is not received before the timeout period elapses.

Eight pin-selectable timeout period options for each device, from 30µs to 60s.

Pin-selectable watchdog timer disable feature.

• Watchdog Output/Timing Options:

Open drain, active low with 100ms minimum watchdog output pulse (MAX6369/MAX6371/MAX6373).

Push-pull, active low with 1ms minimum watchdog output pulse (MAX6370/MAX6372/MAX6374).

Each device has a watchdog startup delay that is initiated when the supervisor is first powered or after the user modifies any of the logic control set inputs. The watchdog timer will not begin to count down until the

completion of the startup delay period, and no watch-dog output pulses will be asserted during the startup delay. When the startup delay expires, the watchdog begins counting its normal watchdog timeout period and waiting for WDI transitions. The startup delay allows time for the µP system to power up and fully initialize before assuming responsibility for the normal watchdog timer updates. Startup delay periods vary between the different devices and may be altered by the logic control set pins. To ensure that the system generates no undesired watchdog outputs, the routine watchdog input transitions should begin before the selected minimum startup delay period has expired.

The normal watchdog timeout period countdown is initiated when the startup delay is complete. If a valid logic transition is not recognized at WDI before the watchdog timeout period has expired, the supervisor asserts a watchdog output. Watchdog timeout periods vary between the different devices and may be altered by the logic control set pins. To ensure that the system generates no undesired watchdog outputs, the watchdog input transitions should occur before the selected minimum watchdog timeout period has expired.

The startup delay and the watchdog timeout period are determined by the states of the SET0, SET1, and SET2 pins, and by the particular device within the family. For the MAX6369 and MAX6370, the startup delay is equal to the watchdog timeout period. The startup and watchdog timeout periods are pin selectable from 1ms to 60s (minimum).

For the MAX6371 and MAX6372, the startup delay is fixed at 60s and the watchdog timeout period is pin selectable from 1ms to 60s (minimum).

The MAX6373/MAX6374 provide two timing variations for the startup delay and normal watchdog timeout. Five of the pin-selectable modes provide startup delays from 200µs to 60s minimum, and watchdog timeout

delays from 3ms to 10s minimum. Two of the selectable modes do not initiate the watchdog timer until the device receives its first valid watchdog input transition (there is no fixed period by which the first input must be received). These two extended startup delay modes are useful for applications requiring more than 60s for system initialization.

All the MAX6369–MAX6374 devices may be disabled with the proper logic control pin setting (Table 1).

Applications Information

Input Signal Considerations

Watchdog timing is measured from the last WDI rising or falling edge associated with a pulse of at least 100ns in width. WDI transitions are ignored when WDO is asserted, and during the startup delay period (Figure 2). Watchdog input transitions are also ignored for a setup period, tSETUP, of up to 300µs after power-up or a setting change (Figure 3).

Selecting Device Timing

SET2, SET1, and SET0 program the startup delay and watchdog timeout periods (Table 1). Timeout settings can be hard wired, or they can be controlled with logic gates and modified during operation. To ensure smooth transitions, the system should strobe WDI immediately before the timing settings are changed. This minimizes the risk of initializing a setting change too late in the timer countdown period and generating undesired watchdog outputs. After changing the timing settings, two outcomes are possible based on \overline{WDO} . If the change is made while WDO is asserted, the previous setting is allowed to finish, the characteristics of the new setting are assumed, and the new startup phase is entered after a 300µs setup time (tSETUP) elapses. If the change is made while $\overline{\text{WDO}}$ is not asserted, the new setting is initiated immediately, and the new startup phase is entered after the 300µs setup time elapses.




Figure 3. Setting Change Timing




Figure 4. Watchdog Flow Diagram

Selecting 011 (SET2 = 0, SET1 = 1, SET0 = 1) will disable the watchdog timer function on all devices in the family. Operation may be reenabled without powering down by changing the set inputs to the new desired setting. The device will assume the new selected timing characteristics and enter the startup phase after the 300µs setup time elapses (Figure 3).

The MAX6373/MAX6374 offer a first-edge feature. In first-edge mode (settings 101 or 110, Table 1), the internal timer does not control the startup delay period. Instead, startup terminates when WDI sees a transition. If changing to first-edge mode while the device is operating, disable mode must be entered first. It is then safe to select first-edge mode. Entering disable mode first ensures the output will be unasserted when selecting first-edge mode and removes the danger of WDI being masked out.

Output

The MAX6369/MAX6371/MAX6373 have an active-low, open-drain output that provides a watchdog output pulse of 100ms. This output structure will sink current when WDO is asserted. Connect a pull-up resistor from WDO to any supply voltage up to +5.5V.

Select a resistor value large enough to register a logic low (see *Electrical Characteristics*), and small enough to register a logic high while supplying all input current and leakage paths connected to the \overline{WDO} line. A 10k Ω pull-up is sufficient in most applications. The MAX6370/MAX6372/MAX6374 have push-pull outputs that provide an active-low watchdog output pulse of 1ms. When \overline{WDO} deasserts, timing begins again at the beginning of the watchdog timeout period (Figure 2).


Usage in Noisy Environments

If using the watchdog timer in an electrically noisy environment, a bypass capacitor of $0.1\mu F$ should be connected between V_{CC} and GND as close to the device as possible, and no further away than 0.2 inches.

Watchdog Software Considerations

To help the watchdog timer monitor software execution more closely, set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out. Figure 4 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the end of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would be quickly corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing WDO to pulse.

Pin Configuration



Chip Information

TRANSISTOR COUNT: 1500

PROCESS: BICMOS

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.