87D 09419 D 7-52-33-03

EF6821

PERIPHERAL INTERFACE ADAPTER (PIA)

The EF6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the 6800 family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.


- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation
- Three available versions: EF6821 (1.0 MHz)
 EF68A21 (1.5 MHz)
 EF68B21 (2.0 MHz)

MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

PERIPHERAL INTERFACE ADAPTER





MAXIMUM RATINGS	87D 09420						
Characteristics	Symbol	Value	Unit				
Supply Voltage	Vcc	-0.3 to +7.0	٧				
Input Voltage	Vin	-0.3 to +7.0	٧				
Operating Temperature Range EF6821, EF68A21, EF68B21 EF6821, EF68A21, EF68B21 V suffix V suffix	TA	T _L to T _H 0 to 70 -40 to +85 -55 to +125	°C				
Storage Temperature Range	Teta	-55 to +150	°C				

THERMAL CHARACTERISTICS								
Characteristic	Symbol	Value	Unit					
Thermal Resistance								
Ceramic	اه ا	50	I ∘c/w					
Plastic	θJA	100	0,,,,					
Cerdip	1 1	60	1					
PLCC		100						

DT-52-33-03

This device contains circuitry to protect the inputs against damage due to high statio voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range GND≤(V_{in} or V_{out})≤V_{CC}.
Unused inputs must always be tied to an

appropriate logic voltage level (e.g., either GND or VCC1.

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$

Where:

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD=PINT+PPORT

PINT=ICC×VCC, Watts - Chip Internal Power

PPORT ■ Port Power Dissipation, Watts - User Determined

For most applications PPORT <PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K + (T_J + 273^{\circ}C)$

Solving equations 1 and 2 for K gives:

 $K = P_D \bullet (T_A + 273 \degree C) + \theta_{JA} \bullet P_D^2$

(2)

(1)

(3) Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted).


Characteristic	Symbol	Min	Тур	Max	Unit
BUS CONTROL INPUTS (R/W, Enable, RESET, RS0, RS1, CS0, CS1, CS2)					
Input High Voltage	VIH	VSS + 2.0		Vcc	V
Input Low Voltage	· VIL	VSS-0.3	ı	VSS+0.8	٧
Input Leakage Current (Vin=0 to 5.25 V)	lin	-	1.0	2.5	μА
Capacitance (Vin = 0, TA = 25°C, f = 1.0 MHz)	Cin		-	7.5	рF
NTERRUPT OUTPUTS (IRQA, IRQB)					
Output Low Voltage (I _{I pad} = 1.6 mA)	Vol.	T	-	VSS+0.4	. ^
Hi-Z Output Leakage Current	loz	<u> </u>	1.0	10	μA
Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	Cout	T -	_	5.0	pF
DATA BUS (D0-D7)					
Input High Voltage	VIH	V _{SS} +2.0	-	Vcc	>
Input Low Voltage	V _{IL}	Vss-0.3	-	V _{SS} +0.8	٧
Hi-Z Input Leakage Current (Vin=0.4 to 2.4 V)	ΙZ		2.0	10	μA
Output High Voltage (I _{Load} = -205 μA)	Voн	Vss+2.4	-	_	٧
Output Low Voltage (ILoad = 1.6 mA)	VOL	-	-	VSS + 0.4	٧
Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	Cin	-		12.5	рF

Che	racteristic		Symbol	Min	Түр	Max	Unit
ERIPHERAL BUS (PAO-PA7, PBO-PB7, C	A1, CA2, CB1, CB2)						
Input Leakage Current R (Vin = 0 to 5.25 V)	/W, RESET, RSO, RS1, CSO, CS1	1, CS2, CA1, CB1, Enable	l _{in}	-	1.0	25	μΑ
Hi-Z Input Leakage Current (Vin=0.4 to	2.4 V) PE	BO-PB7, CB2	ĺΙΖ	-	2.0	10	μА
Input High Current (VIH = 2.4 V)	PA	A0-PA7, CA2	ŊЩ	- 200	- 400	-	μA
Darlington Drive Current (Vo = 1.5 V)	PE	B0-PB7, CB2	Юн	-1.0	-	10	mΑ
Input Low Current (VIL = 0.4 V)	P.A	40-PA7, CA2	IIL	-	-1.3	-2.4	mΑ
Output High Voltage (I _{Load} = -200 μΑ) (I _{Load} = -10 μΑ)	PA0-PA7, PB0-PB	37, CA2, CB2 A0-PA7, CA2	Vон	VSS+2.4 VCC-1.0	1 1	-	٧
Output Low Voltage (ILoad = 3.2 mA)			VOL	-	-	VSS + 0.4	٧
Capacitance (Vin=0, TA=25°C, f=1.0	MHz)		C _{in}	_	-	10	ρF
OWER REQUIREMENTS							
Internal Power Dissipation (Measured at	T _L =0°C)		PINT	-	-	550	mW

BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

ident.		0	EF6821		EF68A21		EF68B21		Unit
Number	Characteristic	Symbol	Min	Mex	Min	Max	Min	Max	Onit
1	Cycle Time	tcyc	1.0	10	0.67	10	0,5	10	μS
2	Pulse Width, E Low	PWEL	430		280	_	210	-	ns
3	Pulse Width, E High	PWEH	450	-	280	 -	220	-	ns
4	Clock Rise and Fall Time	te, te	T -	25	-	25	T -	20	ns
9	Address Hold Time	t _A H	10	-	10	-	10	- T	ns
13	Address Setup Time Before E	tAS	80	-	60		40	-	ns
14	Chip Select Setup Time Before E	¹CS	80	T -	60	-	40	–	ns
15	Chip Select Hold Time	tCH .	10	- .	10	-	10	-	ns
18	Read Data Hold Time	†DHR	20	50°	20	50°	20	50.	ns
21	Write Data Hold Time	tDHW.	10	-	10	-	10	-	ns
30	Output Data Delay Time	†DDR	-	290	_	180	-	150	ns
31	Input Data Setup Time	tpsw	165	_	80	T =	60	1 -	ns

*The data bus output buffers are no longer sourcing or sinking current by tDHRmax (High Impedance).





- Notes: 1 Voltage levels shown are V_L \leq 0.4 V, V_H \approx 2.4 V, unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.


	7D				D	
ess othe	wise sp	ecified	»Ť	-52	-33	3-0 3

ERIPHERAL TIMING CHARACTERISTICS (V _{CC} =5.0 V ±5%, \	/SS=0 V,	TA=T	լ to T	H unles	s other	wise s	pecified	<u>)</u> 7	・ライ
Characteristic	Symbol	Symbol Min		EF68	Max	EF6	Max	Unit	Reference Fig. No
Data Setup Time	tPDS	200	-	135	-	100	-	ns	6
Data Hold Time	tPDH .	0	-	0	-	0	-	ns	6
Delay Time, Enable Negative Transition to CA2 Negative Transition	tCA2		1.0	<u> </u>	0.670		0.500	μS	3, 7, 8
Delay Time, Enable Negative Transition to CA2 Positive Transition	T _{RS1}	-	1.0	1	0.670	1	0.500	μS	3, 7
Rise and Fall Times for CA1 and CA2 Input Signals	t _f , tf	_	1.0	_	1.0	_	1.0	#S,	
Delay Time from CA1 Active Transition to CA2 Positive Transition	tRS2	-	2.0	_	1.35	_	1.0	μS	3, 8
Delay Time, Enable Negative Transition to Data Valid	tPDW		1.0	-	0.670	_	0.5	μS	3, 9, 1
Delay Time, Enable Negative Transition to CMOS Data Valid PAO-PA7, CA2	tcmos	-	2.0	_	1.35	_	1.0	μs	4, 9
Delay Time, Enable Positive Transition to CB2 Negative Transition	tCB2		1.0		0.670		0.5	μS	3, 11,
Delay Time, Data Valid to CB2 Negative Transition	†DC	20	-	20		20	-	ns	3, 10
Delay Time, Enable Positive Transition to CB2 Positive Transition	^t RS1		1.0	-	0.670	_	0.5	MS	3, 11
Control Output Pulse Width, CA2/CB2	PWcT	500	Γ-	375		250		ns	3, 11
Rise and Fall Time for CB1 and CB2 Input Signals	tr, tr	-	1.0	-	1.0	<u> </u>	1.0	1 1	12
Delay Time, CB1 Active Transition to CB2 Positive Transition	tRS2	-	2.0	-	1.35	<u> -</u>	1.0	μS	3, 12
Interrupt Release Time, IRQA and IRQB	tiR	-	1.60	<u> </u>	1.10		0.85	μS	5, 14
Interrupt Response Time	tRS3	-	1.0		1.0	<u> </u>	1.0	μS	5, 13
Interrupt Input Pulse Time	PWi	500] _	500	<u> </u>	500		ns	13
RESET Low Time*	tRL	1.0	-	0.66	I -	0.5		MS.	15

^{*}The $\overline{\text{RESET}}$ line must be high a minimum of 1.0 μs before addressing the PIA.











FIGURE 6 — PERIPHERAL DATA SETUP AND HOLD TIMES (Read Mode)



87D 09423 DT-52-33-03
FIGURE 7 - CA2 DELAY TIME
(Read Mode; CRA-5= CRA3= 1, CRA-4= 0)




FIGURE 8 — CA2 DELAY TIME (Read Mode; CRA-5=1, CRA-3=CRA-4=0)




FIGURE 9 — PERIPHERAL CMOS DATA DELAY TIMES (Write Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)




FIGURE 10 — PERIPHERAL DATA AND CB2 DELAY TIMES (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)





FIGURE 11 — CB2 DELAY TIME (Write Mode; CRB-5= CRB-3=1, CRB-4=0)



*Assumes part was deselected during the previous E pulse

FIGURE 12 -- CB2 DELAY TIME (Write Mode; CRB-5=1, CRB-3=CRB-4=0)





FIGURE 13 - INTERRUPT PULSE WIDTH AND IRO RESPONSE



Note: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 16 -- EXPANDED BLOCK DIAGRAM 40 CA1 IRQA 38 ◀ Interrupt Status Control A Control Register A (CRA) DO 33 -Data Direction D1 32 🖚 Register A (DDRA) D2 31 -Data Bus Buffers (DBB) D3 30 -D4 29 🖛 Output Bus D5 28 3 PA1 Output Register A (ORA) D7 26 -4 PA2 Peripherat Interface A ► 5 PA3 ► 6 PA4 - 7 PA5 Input Bus Bus Input Register (BIR) - 8 PA6 9 PA7 V_{CC} = Pin 20 V_{SS} Pin 1 - 10 PBO ► 11 PB1 Øutput Register B (ORB) ► 12 PB2 13 PB3 CSO 22 --► 14 PB4 CS1 24 Chip Select and R W Control → 15 PB5 CS2 23 -- 16 PB6 RSO 36 ► 17 PB7 RS1 35 B/₩ 21 Enable 25 RESET 34 Data Direction Control Register B (DDRB) Register B (CRB) 18 CB1 Interrupt Status Control B

IRŒB 37 🕶

D

87D 09425 PIA INTERFACE SIGNALS FOR MPU T-52-33-03

The PIA interfaces to the 6800 bus with an 8-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, a read/write line, an enable line and a reset line. To ensure proper operation with the EF6800, EF6802, or EF6808 microprocessors, VMA should be used as an active part of the address decoding.

Bidirectional Data (D0-D7) - The bidirectional data lines (DO-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read

Enable (E) - The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

Read/Write (R/W) - This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

RESET - The active low RESET line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

Chip Selects (CS0, CS1, and CS2) - These three input signals are used to select the PIA. CSO and CS1 must be high and CS2 must be low for selection of the device. Data transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

Register Selects (RS0 and RS1) - The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request $(\overline{IRQA} \text{ and } \overline{IRQB})$ — The active low Interrupt Request lines $(\overline{IRQA} \text{ and } \overline{IRQB})$ act to interrupt the MPU either directly or through interrupt priority circultry. These lines are "open drain" (no load device on the chip) This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also, four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit can not be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral

Section A Peripheral Data (PA0-PA7) - Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode, the internal pullup resistor on these lines

represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines. that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data

line while a "0" results in a "low." Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) - The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PAO-PA7. They have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines

peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) - Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

T-52-33- 03

PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines are compatible with standard TTL and may also be used as a source of at least 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) - Peripheral input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) - The peripheral control line CA2 can be programmed to act as an interrupt input or as a

INTERNAL CONTROLS

INITIALIZATION

A RESET has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RSO and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

Details of possible configurations of the Data Direction and Control Register are as follows:

TABLE 1 - INTERNAL ADDRESSING

		Control Register Bit		
RS1	R\$0	CRA-2	CRB-2	Location Selected
0	0	1	×	Peripheral Register A
0	0	0	×	Data Direction Register A
0	1	×	×	Control Register A
1	0	×	1	Peripheral Register B
1	0	×	0	Data Direction Register B
1	1	×	×	Control Register B

X Don't Care

PORT A-B HARDWARE CHARACTERISTICS

As shown in Figure 17, the EF6821 has a pair of I/O ports whose characteristics differ greatly. The A side is designed to drive CMOS logic to normal 30% to 70% levels, and incorporates an internal pullup device that remains connected even in the input mode. Because of this, the A side requires more drive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darfingtons without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B side (input mode also) will float high or low, depending upon the load connected to it.

the actual pin is read, whereas the B side read comes from an output latch, ahead of the actual pin.

CONTROL REGISTERS (CRA and CRB)

Notice the differences between a Port A and Port B read

operation when in the output mode. When reading Port A,

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1, and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1, or CB2. The formet of the control words is shown in Figure 18.

DATA DIRECTION ACCESS CONTROL BIT (CRA-2 and CRB-2)

Bit 2, in each Control Register (CRA and CRB), determines selection of either a Peripheral Output Register or the corresponding Data Direction E Register when the proper register select signals are applied to RS0 and RS1. A "1" in bit 2 allows access of the Peripheral Interface Register, while a "0" causes the Data Direction Register to be addressed.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) - Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different loading characteristics.


Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-0, CRA-1, and CRB-1) — The two lowest-order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to

enable the MPU interrupt signals \overline{IRQA} and \overline{IRQB} , respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1.


87D 09427

DT-52-33-03


FIGURE 17 - PORT A AND PORT B EQUIVALENT CIRCUITS



ORDERING INFORMATION



G/B: NFC 96883 level G, B/B: NFC 96883 level B and MIL-STD-883C level B.




PHYSICAL DIMENSIONS

87D 09429

DT-52-33-03







P SUFFIX PLASTIC PACKAGE

ALSO AVAILABLE

J SUFFIX C SUFFIX CERDIP PACKAGE CERAMIC PACKAGE

