

#### GENERAL DESCRIPTION

The EM65160 is a 160-channel output common and segment driver LSI for driving large scale STN dot matrix LCD (liquid crystal display) panel using as PDA, computers and workstation. Since this product can be used as segment or common driver, a LCD panel can be configured only with this product. Through the use of SST (super slim TCP) technology, it is deal for substantially decreasing the size of LCD module frame.

In common driver mode, it can be selected in single mode and dual mode by a mode pin (MD), data input/output pins are bi-directional, four data shift direction are pin selectable.

In segment driver mode, it can be selected 4-bit parallel input mode or 8-bit parallel input mode by a mode pin (MD).

#### **FEATURES**

#### Both common mode and segment mode

- Display duty application: up to 1/480 duty
- Supply voltage for the logic system: +2.5 to +5.5V
- Supply voltage for LCD driver: +15 to +42V
- Number of LCD driver outputs: 160
- Low output impedance
- Low power consumption
- CMOS silicon process (P-type Silicon substrate)
- 186 pin TCP (tape carrier package) package
- Built-in display-off function: when /DSPOF is "L", all LCD drive output remain at the V<sub>SS</sub> level.

#### **Common Mode**

- Shift clock frequency: 4.0MHz (Max.)
- Built-in 160 bits bi-directional shift register (divisible into 80bits\*2)
- Available in a single mode or in a dual mode
- Data input/output pins are bi-directional, four data shift direction are pin selectable.
- Shift register circuit reset function when /DSPOF active

### Segment mode

- Shift clock frequency: 14MHz(Max.) ( $V_{DD}$ =+5V ± 10%)
- $8MHz(Max.) (V_{DD}=+2.5V \text{ to } +4.5V)$
- Adopts a data bus system
- 4-bits/8-bits parallel input mode are selected by mode pin (MD)
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select, causes the internal clock to be stopped by automatically counting 160 of input data
- Line latch circuit reset function when /DSPOF active



#### PIN ARRANGEMENT




Figure-1 Pin Arrangement

#### **BLOCK DIAGRAM**




Figure-2 Block Diagram



### PIN DESCRIPTION

Table-1 Pin Arrangement

Pin NO.	Symbol	I/O	Description
1 to 160	$Y_1 - Y_{160}$	О	LCD driver output
161,186	$V_{OL}, V_{OR}$	-	Power supply for LCD driver
162,185	$V_{12L}$ , $V_{12R}$	-	Power supply for LCD driver
163,184	$V_{43L}$ , $V_{43R}$	-	Power supply for LCD driver
165	DIR	I	Display data shift direction selection
166	$ m V_{DD}$	-	Power supply for logic system
167	S/C	I	Segment/common mode selection
168	$EIO_2$	I/O	Input (output for ahin salest or date of shift register
180	$EIO_1$	1/0	Input /output for chip select or data of shift register
169 to 176	$DI_0 - DI_7$	T	Display data input for segment mode
109 to 170	$\mathrm{DI}_7$	1	Dual mode data input for common mode
177	XCK	I	Display data shift clock input for segment mode
178	/DSPOF	I	Control input for deselect output level
179	LP	I	Latch pulse input/shift clock input for shift register
181	FR	I	AC-converting signal input for LCD driver waveform
182	MD	I	Mode selection input
164,183	$V_{SS}$	-	Ground (0 V)

### **Segment Mode**

 ${\it Table-2~Pin~Functions~Of~Segment~Mode}$ 

Symbol	I/O	Connected to	Functions				
$V_{ m DD}$	I	Power Supply	Power supply for internal logic connects to +2.5 to +5.5V				
$V_{SS}$	I	GND	Connect to Ground				
$\begin{array}{c} V_{0R} \; , \; V_{0L} \\ V_{12R} \; , \; V_{12L} \\ V_{43R} \; , \; V_{43L} \end{array}$	I	Power Supply	lower supply for LCD driver level Normally, the bias voltage used is set by resistor divider Ensure that the voltage are set such that $V_{\rm SS} < V_{43} < V_{12} < V_0$ . To further reduce the difference between the output waveforms of LCD driver output pin $Y_1$ and $Y_{160}$ , externally connect $V_{\rm iR}$ and $V_{\rm iL}$ (i=0,12,43)				
$DI_0 - DI_7$	I	Controller	put for display data In 4-bit parallel input mode $\cdot$ input data into $DI_0 - DI_3$ , connect $DI_4 - DI_7$ to $V_{SS}$ or $V_{DD}$ In 8-bit parallel input mode $\cdot$ input data into $DI_0 - DI_7$				
XCK	I	Controller	Clock signal for taking display data  Data is read on the falling of the clock pulse				
LP	I	Controller	Latch signal for display data  • Data is latched on the falling edge of the clock pulse				
S/C	I	$ m V_{SS}/V_{DD}$	Selection of segment mode/common mode  S/C Mode selection  H Segment mode  L Common mode				
DIR	I	$ m V_{SS}/V_{DD}$					



### Segment mode (continuous)

Symbol	I/O	Connected to			Functions			
/DSPOF	I	Controller	<ul> <li>Control signal for output deselect level</li> <li>The input signal is level-shifted from logic voltage level to LCD driver voltage level , and controls LCD drive circuit</li> <li>When the signal is low, the output (Y<sub>1</sub> - Y<sub>160</sub>) of LCD drive be set to level V<sub>SS</sub>, the contents of line latch are reset, but read the display data in the data latch regardless of condition of /DSPOF</li> <li>When this signal is high, the operation returns to the normal status.</li> </ul>					
FR	I	Controller	AC signal for LCD drive  Input a frame inversion signal  The LCD driver output voltage level can be set by line latch output signal and FR signal					
MD	I	$ m V_{SS}/V_{DD}$	Mode selection  MD  H  L	Mode so 8-bit para 4-bit para	llel input			
EIO <sub>1</sub> , EIO <sub>2</sub>	I		^	after 160-bit of data he the chip is selected with		o "L" then set to "H" then 160-bit of data have been		
Y <sub>1</sub> -Y <sub>160</sub>	О	LCD Panel	LCD driver output. One of four levels i		the combination of tl	he FR signal and display data		

### **Common Mode**

Table-3 Pin Functions Of Common Mode

Symbol	I/O	Connected to	Functions				
$ m V_{DD}$	I	Power supply	Power supply for internal logic connects to +2.5 to +5.5V				
$V_{SS}$	I	GND	Connect to Ground				
$V_{0R}, V_{0L} \\ V_{12R}, V_{12L} \\ V_{34R}, V_{34L}$	Ι	Power supply	Power supply for LCD driver level  • Normally , the bias voltage used is set by resistor divider  • Ensure that the voltage are set such that $V_{\rm ss} < V_{43} < V_{12} < V_0$ • To further reduce the difference between the output waveforms of LCD driver output $V_1$ and $V_{160}$ , externally connect $V_{\rm iR}$ and $V_{\rm iL}$ (i=0,12,34)	ut pin			
EIO <sub>1</sub> , EIO <sub>2</sub>	I		Data input/output shift for bi-directional shift register  • When EIO <sub>1</sub> (EIO <sub>2</sub> ) is input , it will be pull-down  • When EIO <sub>1</sub> (EIO <sub>2</sub> ) is output , it will not be pull-down    DIR				
LP	I	Controller	Shift clock for bi-directional shift register  • Data is shifted on the falling edge of the clock				



#### **Common Mode (Continuous)**

Symbol	I/O	Connected to	Functions
DIR	I	Controller	Directional selection of bi-directional shift register    DIR Data read direction   L $Y_{160}$ to $Y_1$ H $Y_1$ to $Y_{160}$
/DSPOF	I	Controller	Control signal for output deselect level  • The input signal is level-shifted from logic voltage level to LCD driver voltage level, and controls LCD drive circuit  • When the signal is low, the output (Y <sub>1</sub> – Y <sub>160</sub> ) of LCD drive be set to level V <sub>SS</sub> , the contents of shift register are reset not read  • When this signal return to high, the operation returns to the normal status.
FR	I	Controller	AC signal for LCD drive  • Input a frame inversion signal  • The LCD driver output voltage level can be set by line latch output signal and FR signal
MD	I	$ m V_{ss}/V_{DD}$	MD         Mode selection           H         Dual mode           L         Single mode
S/C	I	$ m V_{ss}/ m V_{DD}$	Selection of segment mode/common mode  S/C Mode selection  H Segment mode  L Common mode
$\mathrm{DI}_7$	I	Controller	Dual mode data input  • In dual mode , data can input from 81 <sub>st</sub> bit
DI <sub>0</sub> -DI <sub>6</sub>	I	$V_{SS}$ or $V_{DD}$	Not used, avoiding floating.
XCK	I	V <sub>SS</sub> or open	Not used
Y <sub>1</sub> -Y <sub>160</sub>	О	LCD Panel	LCD driver output.  • One of four voltage levels is output according to FR signal and the data of shift register

#### **FUNCTIONAL DESCRIPTIONS**

#### **Active Control**

In case of segment mode, controls the selection or de-selection of the chip. Following a LP signal, and after the chip select signal is input, a select signal is generated internally until 160bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is deselected. In case of common mode, controls the input/output data of bi-directional pins.

#### **SP Conversion & Data Control**

In case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8-bits parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.

#### **Data Latch Control**

In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.



#### **Data Latch**

In case of segment mode, latches the data on the data bus. The latched state of each LCD driver output pin is controlled by the control logic and the data latch control, 160 bits of data are read in 20 sets of 8 bits.

#### Line Latch / Shift Register

In case of segment mode, all 160 bits, which have been read into the data latch block are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block.

In case of common mode, shifts data from the data input pin on the falling edge of the LP signal.

#### **Level Shifter**

The logic voltage signal is boost to the LCD driver voltage level, and output to the driver block.

#### **4-level Driver**

Drive the LCD driver output pins from the line latch/shift register data, selecting one of 4 levels ( $V_0$ ,  $V_{12}$ ,  $V_{43}$ ,  $V_{SS}$ ) based on the S/C, FR and /DSPOF

#### **Clock control Logic**

Controls the operation of each block. In case of segment mode, when a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block.

Once the selection signal has been output, operation of the data latch and data transmission are controlled, 160 bits of data are read in, and the chip is deselected. In case of common mode, controls the direction of data shift.

#### Relation between FR, data input and Liquid crystal display driver output voltage level, Explain as following table 4:

Table-4 Liquid Crystal Display Driver Output Voltage Level (Segment Mode)

#### (a) Segment Mode

FR	Latch data	/DSPOF	Driver output voltage level
Н	Н	Н	$V_0$
Н	L	Н	$V_2$
L	Н	Н	$ m V_{SS}$
L	L	Н	$V_3$
X	X	L	$ m V_{SS}$

 $V_{SS} < V_{43} < V_{12} < V_0 \qquad \text{ H: } V_{DD} \qquad \qquad \text{L: } V_{SS} \qquad \textbf{X: Don't} \quad \textbf{care}$ 

#### (b) Common Mode

FR	Latch data	/DSPOF	Driver output voltage level
Н	Н	Н	$ m V_{SS}$
Н	L	Н	$V_1$
L	Н	Н	$V_0$
L	L	Н	$V_4$
X	X	L	$V_{SS}$

 $V_{SS} < V_{43} < V_{12} < V_0$  H:  $V_{DD}$ , L:  $V_{SS}$ , **X: Don't** care



### Relationship between the display data and driver output pin

Table-5 Relationship Between The Display Data And Driver Output Pin

#### (a) Segment Mode (4-bit Parallel Mode)

MD	MD DIR EIO		EIO <sub>1</sub>   EIO <sub>2</sub>	Data	Figure of clock						
WID	MD DIK EIO <sub>1</sub>	EIO <sub>1</sub>	EIO <sub>2</sub>	Input	$1_{st}$	$2_{nd}$	$3_{rd}$	•••	$38_{th}$	39 <sub>th</sub>	40 <sub>th</sub>
				$\mathrm{DI}_0$	Y <sub>157</sub>	Y <sub>153</sub>	Y <sub>149</sub>	•••	$Y_9$	$Y_5$	$\mathbf{Y}_{1}$
т	ī	Outmut	Innut	$\mathrm{DI}_1$	Y <sub>158</sub>	Y <sub>154</sub>	Y <sub>150</sub>	•••	Y <sub>10</sub>	$Y_6$	$Y_2$
L		Output	Input	$DI_2$	Y <sub>159</sub>	Y <sub>155</sub>	Y <sub>151</sub>	•••	Y <sub>11</sub>	$Y_7$	$Y_3$
				$DI_3$	Y <sub>160</sub>	Y <sub>156</sub>	Y <sub>152</sub>	•••	Y <sub>12</sub>	$Y_8$	$Y_4$
				$\mathrm{DI}_0$	$Y_4$	$Y_8$	Y <sub>12</sub>	•••	Y <sub>152</sub>	Y <sub>156</sub>	Y <sub>160</sub>
L		Input	Output	$DI_1$	$Y_3$	$Y_7$	Y <sub>11</sub>	•••	Y <sub>151</sub>	Y <sub>155</sub>	Y <sub>159</sub>
L H	п		nput Output	$DI_2$	$Y_2$	$Y_6$	Y <sub>10</sub>	•••	Y <sub>150</sub>	Y <sub>154</sub>	Y <sub>158</sub>
			$DI_3$	$\mathbf{Y}_1$	$Y_5$	$Y_9$	•••	Y <sub>149</sub>	Y <sub>153</sub>	Y <sub>157</sub>	

#### (b) Segment Mode (8-bit Parallel Mode)

MD	DIR	EIO <sub>1</sub>	FIO	Data		Figure of clock						
WID	DIK	EIO <sub>1</sub>	EIO <sub>2</sub>	Input	$I_{st}$	$2_{nd}$	$3_{rd}$	•••	18 <sub>th</sub>	19 <sub>th</sub>	$20_{th}$	
				$DI_0$	Y <sub>153</sub>	Y <sub>145</sub>	Y <sub>137</sub>	•••	Y <sub>17</sub>	$Y_9$	$Y_1$	
				$DI_1$	Y <sub>154</sub>	Y <sub>146</sub>	Y <sub>138</sub>	•••	Y <sub>18</sub>	$Y_{10}$	$Y_2$	
				$DI_2$	Y <sub>155</sub>	Y <sub>147</sub>	Y <sub>139</sub>	•••	Y <sub>19</sub>	Y <sub>11</sub>	$Y_3$	
Н	L	Output	Innut	$DI_3$	Y <sub>156</sub>	Y <sub>148</sub>	Y <sub>140</sub>	•••	Y <sub>20</sub>	Y <sub>12</sub>	$Y_4$	
П	L	Output	Input	$\mathrm{DI}_4$	Y <sub>157</sub>	Y <sub>149</sub>	Y <sub>141</sub>	•••	Y <sub>21</sub>	Y <sub>13</sub>	$Y_5$	
				$DI_5$	Y <sub>158</sub>	Y <sub>150</sub>	Y <sub>142</sub>	•••	Y <sub>22</sub>	$Y_{14}$	$Y_6$	
				$DI_6$	Y <sub>159</sub>	Y <sub>151</sub>	Y <sub>143</sub>	•••	Y <sub>23</sub>	Y <sub>15</sub>	$Y_7$	
				$DI_7$	Y <sub>160</sub>	Y <sub>152</sub>	Y <sub>144</sub>	•••	Y <sub>24</sub>	Y <sub>16</sub>	$Y_8$	
				$DI_0$	$Y_8$	Y <sub>16</sub>	Y <sub>24</sub>	•••	Y <sub>144</sub>	Y <sub>152</sub>	Y <sub>160</sub>	
				$DI_1$	$Y_7$	Y <sub>15</sub>	Y <sub>23</sub>	•••	Y <sub>143</sub>	Y <sub>151</sub>	Y <sub>159</sub>	
				$DI_2$	$Y_6$	Y <sub>14</sub>	Y <sub>22</sub>	•••	Y <sub>142</sub>	Y <sub>150</sub>	Y <sub>158</sub>	
Н	Н	Innut	Output	$DI_3$	$Y_5$	Y <sub>13</sub>	Y <sub>21</sub>	•••	Y <sub>141</sub>	Y <sub>149</sub>	Y <sub>157</sub>	
п	н	Input	Output	$\mathrm{DI}_4$	$Y_4$	Y <sub>12</sub>	Y <sub>20</sub>	•••	Y <sub>140</sub>	Y <sub>148</sub>	Y <sub>156</sub>	
				$DI_5$	$Y_3$	Y <sub>11</sub>	Y <sub>19</sub>	•••	Y <sub>139</sub>	Y <sub>147</sub>	Y <sub>155</sub>	
				$DI_6$	$Y_2$	Y <sub>10</sub>	Y <sub>18</sub>	•••	Y <sub>138</sub>	Y <sub>146</sub>	Y <sub>154</sub>	
				$DI_7$	$Y_1$	$Y_9$	Y <sub>17</sub>	•••	Y <sub>137</sub>	Y <sub>145</sub>	Y <sub>153</sub>	

#### (c) Common Mode

MD	DIR	Data transfer direction	$EIO_1$	EIO <sub>2</sub>	$DI_7$	
L	Н	$Y_1 \rightarrow Y_{160}$	Input	Output	X	
(Single)	L	$Y_{160} \rightarrow Y_1$	Output	Input	X	
	11	$Y_1 \rightarrow Y_{80}$	Torrect	Outroot	Immed	
Н	Н	$Y_{81} \rightarrow Y_{160}$	Input	Output	Input	
(Dual)	т	$Y_{160} \rightarrow Y_{81}$	Outmant	Toward	Immed	
	L	$Y_{80} \rightarrow Y_1$	Output	Input	Input	

 $H:V_{DD}, L:V_{SS}$ , **X: Don't** care



#### Connection example of plural segment driver

Case of DIR="L"




Figure-3. Connection Example Of Plural Segment Driver (DIR="L")

Case of DIR="H"




Figure-4. Connection Example Of Plural Segment Driver (DIR="H")

#### Timing chart of 4-Device cascade Connection of Segment Drivers




Figure-5. Timing Chart Of 4-Device Cascade Connection Of Segment Drivers



#### Connection of plural common driver of single mode

Single mode case of DIR="L"




Figure-6. Connection Of Plural Common Driver Of Single Mode (DIR="L")

Single mode case of DIR="H"




Figure-7. Connection Of Plural Common Driver Of Single Mode (DIR="H")

#### Connection of plural common driver of dual mode

Dual mode case of DIR="L"




Figure-8. Connection Of Plural Common Driver Of Dual Mode (DIR="L")



Dual mode case of DIR="H"




Figure-9. Connection Of Plural Common Driver Of Dual Mode (DIR="H")

#### Power Supply Circuit for LCD drive

#### **Resistive dividing**

Driving bias voltage is generally generated by a resistive divider. (Figure 17)

#### Precaution when connecting or disconnecting the power.

This LSI has a high voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LCD driver power supply while the logic system power supply is floating.

We recommend you connecting the serial resistor ( $50\sim100\Omega$ ) or fuse to the LCD drive power  $V_0$  of the system as a current limiter. And set up the suitable value of the resistor in consideration of LCD display grade.

When connecting or disconnecting the power supply, show the following recommend sequence.




Figure-10. Sequence For Connecting Or Disconnecting The Power Supply



#### **Drive by Operation Amplifier**

In graphic display, the size of the LCD becomes larger and the display duty ratio becomes smaller, so the stability of LCD drive voltage level is more important than in small display system.

Since the LCD for graphic display is large and has many picture elements, the load capacitance becomes large. The high impedance of the power supply for LCD drive produces distortion in the drive waveforms, and degrades display quality. For this reason, the LCD drive voltage level impedance should be reduced with operational amplifier. (Figure 17)

#### Range of Operating Voltage: V0

It is necessary to set the voltage for V0 within the VDD operating voltage range shown in the diagram below.




Figure-11 Operating Voltage Range (VDD-VO)

### Absolute Maximum ratings

Table-6 Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	$V_{ m DD}$		$ m V_{DD}$	-0.3 to +7.0	V
	$V_0$	T 25°0	$V_{0L}$ , $V_{0R}$	-0.3 to +45.0	V
Supply voltage (2)	$V_{12}$	$T_a=25^{\circ}C$	$V_{12L}, V_{12R}$	$-0.3$ to $V_0 + 0.3$	V
	$V_{43}$	Referenced to $V_{SS}$ (0V)	V <sub>43L</sub> , V <sub>43R</sub>	$-0.3$ to $V_0 + 0.3$	V
Input voltage	$V_{I}$	V SS (0 V)	DI <sub>0-7</sub> , XCK, LP, DIR, FR, MD, S/C, EIO <sub>1</sub> , EIO <sub>2</sub> , /DSPOF	-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	$T_{stg}$			-45 to +125	$^{\circ}\!\mathbb{C}$



### **Recommended Operation Conditions**

Table-7 Recommended Operation Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Type	Max.	Unit
Supply voltage (1)	$V_{DD}$	Referenced to	$V_{ m DD}$	+2.5		+5.5	V
Supply voltage (2)	$V_0$	$V_{SS}(0V)$	$V_{0L},V_{0R}$	+15		+42	V
Operating temperature	$T_{opr}$			-20		+85	$^{\circ}\! \mathbb{C}$

Note: Ensure that voltages are set such that  $V_{ss} < V_{43} < V_{12} < V_0$ 

#### **DC** Characteristics

#### **Segment Mode**

Table-8 DC Characteristics Of Segment Mode

$$(V_{SS} == 0V, V_{DD} = +2.5 \text{ to } +5.5V, V_0 = +15 \text{ to } +42V, T_a = -20 \sim +85^{\circ}\text{C})$$

Parameter	Symbol	Conditions	Applicable pins	Min.	Тур.	Max.	Unit
Innut and to an	$V_{\mathrm{IH}}$		DI <sub>0</sub> -DI <sub>7</sub> , XCK, LP, DIR, FR, MD,	$0.8V_{\mathrm{DD}}$			V
Input voltage	$V_{\mathrm{IL}}$		S/C, EIO <sub>1</sub> , EIO <sub>2</sub> , /DSPOF			$0.2V_{\mathrm{DD}}$	V
Output Valtaga	$V_{OH}$	$I_{OH}$ =-0.4mA	EIO <sub>1</sub> , EIO <sub>2</sub>	$V_{DD}$ -0.4			V
Output Voltage	$ m V_{OL}$	$I_{OL}$ =+0.4mA	DI <sub>0</sub> -DI <sub>7</sub> , XCK, LP, DIR, FR, MD,		+0.4	V	
Input leakage	$I_{LIH}$	$V_I = V_{DD}$	DI <sub>0</sub> -DI <sub>7</sub> , XCK, LP, DIR, FR, MD,			+10	μΑ
current	${ m I}_{ m LIL}$	$V_{I}=V_{SS}$	S/C, EIO <sub>1</sub> , EIO <sub>2</sub> , /DSPOF			-10	μΑ
Output resistance	R <sub>ON</sub>	V <sub>0</sub> =+40V			0.7	1.0	
		$ \Delta V_{ON}  = 0.5 V V_0 = +30 V$	Y <sub>1</sub> - Y <sub>160</sub>		1.0	1.5	$\mathbf{k}\Omega$
		$V_0 = +20V$			1.5	2.0	
Stand-by current	$I_{STB}$	*1	$ m V_{SS}$			50.0	μΑ
Consumed current (Deselection)	$I_{\mathrm{DD1}}$	*2	$V_{ m DD}$			2.0	mA
Consumed current (Selection)	$I_{\mathrm{DD2}}$	*3	$V_{DD}$			8.0	mA
Consumed current	$I_0$	*4	$V_0$			1.0	mA

#### Note:

- 1.  $V_{DD}$ =+5.0V,  $V_0$ =+42.0V,  $V_I$ = $V_{SS}$
- 2.  $V_{DD}$ =+5.0V,  $V_0$ =+42.0V,  $V_I$ = $V_{SS}$ ,  $f_{XCK}$ =14MHz, No-load, EI= $V_{DD}$
- 3.  $V_{DD}$ =+5.0V,  $V_0$ =+42.0V,  $V_I$ = $V_{SS}$ ,  $f_{XCK}$ =14MHz, No-load, EI= $V_{SS}$
- $4.\ V_{DD}\!\!=\!\!+5.0V,\ V_0\!\!=\!\!+42.0V,\ V_I\!\!=\!\!V_{SS},\ f_{XCK}\!\!=\!\!14MHz,\ f_{FR}\!\!=\!\!80Hz,\ No\text{-load},\ EI\!=\!\!V_{SS}$

(The input data is turned over by data taking clock (4-bit parallel input mode)



#### Common mode

### Table-9 DC Characteristics Of Common Mode

 $(V_{SS} = 0V, V_{DD} = +2.5 \text{ to } 5.5V, V_0 = +15 \text{ to } +42V, Ta = -20 \sim 85^{\circ}C)$ 

Parameter	Symbol	Conditi	ons	Applicable pins	Min.	Тур.	Max.	Unit
Input voltage	$V_{\mathrm{IH}}$			DI <sub>0</sub> -DI <sub>7</sub> , XCK, LP, DIR, FR, MD,	$0.8V_{\mathrm{DD}}$			V
input voitage	$V_{\mathrm{IL}}$			S/C, EIO <sub>1</sub> , EIO <sub>2</sub> , /DSPOF			Max.  0.2V <sub>DD</sub> +0.4  +10  -10  1.5  2.0  100.0  50.0  80.0  160.0	V
Output voltage	Vou		4mA	EIO <sub>1</sub> , EIO <sub>2</sub>	$V_{DD}$ -0.4			V
Output voltage	$V_{OL}$	$I_{OL} = +0.4$	4mA	$EIO_1$ , $EIO_2$		0.2V <sub>DD</sub> 1	V	
Imput lookaga aurrant	$I_{LIH}$	$V_I = V_I$	OD	DI <sub>0</sub> -DI <sub>7</sub> , XCK, LP, DIR, FR, MD,			+10	μΑ
Input leakage current	$I_{LIL}$	$V_{I}=V_{S}$	SS	C, EIO <sub>1</sub> , EIO <sub>2</sub> , /DSPOF -10	μΑ			
Output resistance	R <sub>ON</sub>	$ \Delta V_{ON}  = 0.5V$	$V_0 = +40V$	Y <sub>1</sub> - Y <sub>160</sub>		0.7	1.0	kΩ
			$V_0 = +30V$			1.0	1.5	
			$V_0 = +20V$			0.2V <sub>DD</sub> .4  -0.2V <sub>DD</sub> .4  -0.4  -10  0.7  1.0  1.5  1.5  2.0  100.0  50.0  80.0		
Input pull-down current	$I_{PD}$	$V_{I}=V_{I}$	)D	XCK, EIO <sub>1</sub> , EIO <sub>2</sub>			100.0	μΑ
Stand-by current	$I_{STB}$	*1		$ m V_{SS}$			50.0	μΑ
Consumed current (1)	$I_{DD}$	*2	<u>'</u>	$ m V_{DD}$			80.0	μΑ
Consumed current (2)	$I_0$	*2		$V_0$			160.0	μΑ

#### NOTE:

- 1.  $V_{DD} = +5V$ ,  $V_0 = +42V$ ,  $V_I = V_{SS}$
- 2.  $V_{DD} = +5V$ ,  $V_0 = +42V$ ,  $f_{LP} = 41.6$ kHz,  $f_{FR} = 80$ Hz, case of 1/480 duty operation, No-load

#### **AC Electrical characteristic**

### Segment mode 1

Table-10 AC Electrical Characteristics Of Segment Mode 1

$$(V_{SS} = 0V, V_{DD} = +4.5 \text{ to } +5.5V, V_0 = +15 \text{ to } +42V, T_a = -20{\sim}85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Min.	Type	Max.	Unit
Shift clock period *1	$T_{WCK}$	$T_R, T_F \leq 10$ ns	71			ns
Shift clock "H" pulse width	$T_{WCKH}$		23			ns
Shift clock "L" pulse width	$T_{WCKL}$		23			ns
Data setup time	$T_{DS}$		10			ns
Data hold time	$T_{DH}$		20			ns
Latch pulse "H" pulse width	$T_{WLPH}$		23			ns
Shift clock rise to latch pulse rise time	$T_{LD}$		0			ns
Shift clock fall to latch pulse fall time	$T_{SL}$		25			ns
Latch pulse rise to shift clock rise time	$T_{LS}$		25			ns
Latch pulse fall to shift clock fall time	$T_{ m LH}$		25			ns
Input signal rise time *2	$T_R$				50	ns
Input signal fall time *2	$T_{\mathrm{F}}$				50	ns
Enable setup time	$T_{S}$		21			ns
/DSPOF removal time	$T_{SD}$		100			ns
/DSPOF "L" pulse time	$T_{WDL}$		1.2			μs
Output delay time (1)	$T_{D}$	$C_L=15pF$			40	ns
Output delay time (2)	$T_{PD1}, T_{PD2}$	$C_L=15pF$			1.2	μs
Output delay time (3)	$T_{PD3}$	$C_L=15pF$			1.2	μs

#### NOTES:

- 1. Take the cascade connection into consideration.
- 2.  $(T_{WCK} T_{WCKH} T_{WCKL}) / 2$  is maximum in the case of high-speed operation.



#### Segment mode 2

Table-11 AC Electrical Characteristics Of Segment Mode 2

 $(V_{SS} = 0V, V_{DD} = +2.5 \text{ to } +4.5V, V_0 = +15 \text{ to } +42V, T_a = -20 \sim 85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Туре	Max.	Unit
Shift clock period *1	$T_{WCK}$	$T_R, T_F \leq 10$ ns	125			ns
Shift clock "H" pulse width	$T_{WCKH}$		51			ns
Shift clock "L" pulse width	$T_{WCKL}$		51			ns
Data setup time	$T_{DS}$		30			ns
Data hold time	$T_{DH}$		40			ns
Latch pulse "H" pulse width	$T_{WLPH}$		51			ns
Shift clock rise to latch pulse rise time	$T_{LD}$		0			ns
Shift clock fall to latch pulse fall time	$T_{SL}$		51			ns
Latch pulse rise to shift clock rise time	$T_{LS}$		51			ns
Latch pulse fall to shift clock fall time	$T_{ m LH}$		51			ns
Input signal rise time *2	$T_{R}$				50	ns
Input signal fall time *2	$T_{\mathrm{F}}$				50	ns
Enable setup time	$T_{S}$		36			ns
/DSPOF removal time	$T_{SD}$		100			ns
/DSPOF "L" pulse time	$T_{\mathrm{WDL}}$		1.2			μs
Output delay time (1)	$T_{\mathrm{D}}$	$C_L=15pF$			78	ns
Output delay time (2)	$T_{PD1}, T_{PD2}$	$C_L=15pF$			1.2	μs
Output delay time (3)	$T_{PD3}$	C <sub>L</sub> =15pF			1.2	μs

#### NOTES:

- 1. Take the cascade connection into consideration.
- 2.  $\left(T_{WCK} T_{WCKH} T_{WCKL}\right)/2$  is maximum in the case of high-speed operation.

#### Common mode

Table-12 AC Electrical Characteristics Of Common Mode

$$(V_{SS} = 0V, V_{DD} = +2.5 \text{ to } +5.5V, V_0 = +15 \text{ to } +42V, T_a = -20 \sim 85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Min.	Type	Max.	Unit
Shift clock period	$T_{WLP}$	$T_R, T_F \leq 20 ns$	250			ns
Shift clock "H" pulse width	Т	$V_{DD} = +5.0V \pm 10\%$	15			ns
Shift clock in pulse width	$T_{WLPH}$	$V_{DD} = +2.5V \sim +4.5V$	30			ns
Data setup time	$T_{SU}$		30			ns
Data hold time	$T_{\mathrm{H}}$		30			ns
Input signal rise time	$T_R$				50	ns
Input signal fall time	$T_{\mathrm{F}}$				50	ns
/DSPOF removal time	$T_{SD}$		100			ns
/DSPOF "L" pulse time	$T_{\mathrm{WDL}}$		1.2			μs
Output delay time (1)	$T_{DL}$	$C_L=15pF$			200	ns
Output delay time (2)	$T_{PD1}, T_{PD2}$	$C_L=15pF$			1.2	μs
Output delay time (3)	$T_{PD3}$	$C_L=15pF$			1.2	μs



### **Timing diagram**

#### Timing characteristics of segment mode




Figure-12 Timing Characteristics Of Segment Mode (1)




Figure-13. Timing Characteristics Of Segment Mode (2)




Figure-14. Timing Characteristics Of Segment Mode (3)



### Timing characteristics of common mode




Figure-15 Timing Characteristics Of Common Mode (1)




Figure-16. Timing Characteristics Of Common Mode (2)



### **Application circuit**




Figure-17. Application Circuit Of 640\*480 LCD Panel

