



Preliminary

GENERAL DESCRIPTION

The EM65160 is a 160-channel output common and segment driver LSI for driving large scale STN dot matrix LCD (liquid crystal display) panel using as PDA, computers and workstation. Since this product can be used as segment or common driver, a LCD panel can be configured only with this product. Through the use of SST (super slim TCP) technology, it is deal for substantially decreasing the size of LCD module frame.

In common driver mode, it can be selected in single mode and dual mode by a mode pin (MD), data input/output pins are bi-directional, four data shift direction are pin selectable.

In segment driver mode, it can be selected 4-bit parallel input mode or 8-bit parallel input mode by a mode pin (MD).

FEATURES

Both common mode and segment mode

- Display duty application: up to 1/480 duty
- Supply voltage for the logic system: +2.5 to +5.5V
- Supply voltage for LCD driver: +15 to +42V
- Number of LCD driver outputs: 160
- Low output impedance
- Low power consumption
- CMOS silicon process (P-type Silicon substrate)
- 186 pin TCP (tape carrier package) package
- Built-in display-off function: when /DSPOF is "L", all LCD drive output remain at the V_{SS} level.

Common Mode

- Shift clock frequency: 4.0MHz (Max.)
- Built-in 160 bits bi-directional shift register (divisible into 80bits*2)
- Available in a single mode or in a dual mode
- Data input/output pins are bi-directional, four data shift direction are pin selectable.
- Shift register circuit reset function when /DSPOF active

Segment mode

- Shift clock frequency: 14MHz(Max.) ($V_{DD}=+5V \pm 10\%$)
- 8MHz(Max.) ($V_{DD}=+2.5V$ to +4.5V)
- Adopts a data bus system
- 4-bits/8-bits parallel input mode are selected by mode pin (MD)
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select, causes the internal clock to be stopped by automatically counting 160 of input data
- Line latch circuit reset function when /DSPOF active

Preliminary

PIN ARRANGEMENT




Figure-1 Pin Arrangement

BLOCK DIAGRAM




Figure-2 Block Diagram

Preliminary

PIN DESCRIPTION

Table-1 Pin Arrangement

<i>Pin NO.</i>	<i>Symbol</i>	<i>I/O</i>	<i>Description</i>
1 to 160	$Y_1 - Y_{160}$	O	LCD driver output
161,186	V_{OL}, V_{OR}	-	Power supply for LCD driver
162,185	V_{12L}, V_{12R}	-	Power supply for LCD driver
163,184	V_{43L}, V_{43R}	-	Power supply for LCD driver
165	DIR	I	Display data shift direction selection
166	V_{DD}	-	Power supply for logic system
167	S/C	I	Segment/common mode selection
168 180	EIO_2 EIO_1	I/O	Input /output for chip select or data of shift register
169 to 176	$DI_0 - DI_7$ DI_7	I	Display data input for segment mode Dual mode data input for common mode
177	XCK	I	Display data shift clock input for segment mode
178	/DSPOF	I	Control input for deselect output level
179	LP	I	Latch pulse input/shift clock input for shift register
181	FR	I	AC-converting signal input for LCD driver waveform
182	MD	I	Mode selection input
164,183	V_{SS}	-	Ground (0 V)

Segment Mode

Table-2 Pin Functions Of Segment Mode

<i>Symbol</i>	<i>I/O</i>	<i>Connected to</i>	<i>Functions</i>						
V _{DD}	I	Power Supply	Power supply for internal logic connects to +2.5 to +5.5V						
V _{SS}	I	GND	Connect to Ground						
V _{0R} , V _{0L} V _{12R} , V _{12L} V _{43R} , V _{43L}	I	Power Supply	Power supply for LCD driver level <ul style="list-style-type: none">• Normally , the bias voltage used is set by resistor divider• Ensure that the voltage are set such that V_{SS} < V₄₃ < V₁₂ < V₀• To further reduce the difference between the output waveforms of LCD driver output pin Y₁ and Y₁₆₀ , externally connect V_{iR} and V_{iL} (i=0,12,43)						
DI ₀ – DI ₇	I	Controller	Input for display data <ul style="list-style-type: none">• In 4-bit parallel input mode , input data into DI₀ – DI₃, connect DI₄ – DI₇ to V_{SS} or V_{DD}• In 8-bit parallel input mode , input data into DI₀ – DI₇						
XCK	I	Controller	Clock signal for taking display data Data is read on the falling of the clock pulse						
LP	I	Controller	Latch signal for display data <ul style="list-style-type: none">• Data is latched on the falling edge of the clock pulse						
S/C	I	V _{SS} /V _{DD}	Selection of segment mode/common mode <table><tr><th><i>S/C</i></th><th><i>Mode selection</i></th></tr><tr><td>H</td><td>Segment mode</td></tr><tr><td>L</td><td>Common mode</td></tr></table>	<i>S/C</i>	<i>Mode selection</i>	H	Segment mode	L	Common mode
<i>S/C</i>	<i>Mode selection</i>								
H	Segment mode								
L	Common mode								
DIR	I	V _{SS} /V _{DD}	Directional selection for reading display data <table><tr><th><i>DIR</i></th><th><i>Data read direction</i></th></tr><tr><td>L</td><td>Y₁₆₀ to Y₁</td></tr><tr><td>H</td><td>Y₁ to Y₁₆₀</td></tr></table>	<i>DIR</i>	<i>Data read direction</i>	L	Y ₁₆₀ to Y ₁	H	Y ₁ to Y ₁₆₀
<i>DIR</i>	<i>Data read direction</i>								
L	Y ₁₆₀ to Y ₁								
H	Y ₁ to Y ₁₆₀								

Preliminary

Segment mode (continuous)

Symbol	I/O	Connected to	Functions									
/DSPOF	I	Controller	Control signal for output deselect level • The input signal is level-shifted from logic voltage level to LCD driver voltage level , and controls LCD drive circuit • When the signal is low , the output ($Y_1 - Y_{160}$) of LCD drive be set to level V_{SS} , the contents of line latch are reset , but read the display data in the data latch regardless of condition of /DSPOF • When this signal is high, the operation returns to the normal status.									
FR	I	Controller	AC signal for LCD drive • Input a frame inversion signal • The LCD driver output voltage level can be set by line latch output signal and FR signal									
MD	I	V_{SS}/V_{DD}	Mode selection <table><tr><th>MD</th><th>Mode selection</th></tr><tr><td>H</td><td>8-bit parallel input</td></tr><tr><td>L</td><td>4-bit parallel input</td></tr></table>	MD	Mode selection	H	8-bit parallel input	L	4-bit parallel input			
MD	Mode selection											
H	8-bit parallel input											
L	4-bit parallel input											
EIO_1 , EIO_2	I		Input/output for chip selection • In output state , after 160-bit of data have been read , set to “L” then set to “H” • In input state , the chip is selected when EI is set to “L” , then 160-bit of data have been read , the chip is deselected <table><tr><th>DIR</th><th>EIO_1</th><th>EIO_2</th></tr><tr><td>H</td><td>Input</td><td>Output</td></tr><tr><td>L</td><td>Output</td><td>Input</td></tr></table>	DIR	EIO_1	EIO_2	H	Input	Output	L	Output	Input
DIR	EIO_1	EIO_2										
H	Input	Output										
L	Output	Input										
Y_1 - Y_{160}	O	LCD Panel	LCD driver output. One of four levels is output according to the combination of the FR signal and display data									

Common Mode

Table-3 Pin Functions Of Common Mode

Symbol	I/O	Connected to	Functions									
V _{DD}	I	Power supply	Power supply for internal logic connects to +2.5 to +5.5V									
V _{SS}	I	GND	Connect to Ground									
V _{0R} , V _{0L} V _{12R} , V _{12L} V _{34R} , V _{34L}	I	Power supply	Power supply for LCD driver level <ul style="list-style-type: none">• Normally , the bias voltage used is set by resistor divider• Ensure that the voltage are set such that V_{SS} < V₄₃ < V₁₂ < V₀• To further reduce the difference between the output waveforms of LCD driver output pin Y₁ and Y₁₆₀ ,externally connect V_{iR} and V_{iL} (i=0,12,34)									
EIO ₁ , EIO ₂	I		Data input/output shift for bi-directional shift register <ul style="list-style-type: none">• When EIO₁(EIO₂) is input , it will be pull-down• When EIO₁(EIO₂) is output , it will not be pull-down <table><tr><th>DIR</th><th>EIO₁</th><th>EIO₂</th></tr><tr><td>H</td><td>Input</td><td>Output</td></tr><tr><td>L</td><td>Output</td><td>Input</td></tr></table>	DIR	EIO ₁	EIO ₂	H	Input	Output	L	Output	Input
DIR	EIO ₁	EIO ₂										
H	Input	Output										
L	Output	Input										
LP	I	Controller	Shift clock for bi-directional shift register <ul style="list-style-type: none">• Data is shifted on the falling edge of the clock									

Preliminary

Common Mode (Continuous)

<i>Symbol</i>	<i>I/O</i>	<i>Connected to</i>	<i>Functions</i>						
DIR	I	Controller	Directional selection of bi-directional shift register <table><tr><th><i>DIR</i></th><th><i>Data read direction</i></th></tr><tr><td>L</td><td>Y₁₆₀ to Y₁</td></tr><tr><td>H</td><td>Y₁ to Y₁₆₀</td></tr></table>	<i>DIR</i>	<i>Data read direction</i>	L	Y ₁₆₀ to Y ₁	H	Y ₁ to Y ₁₆₀
<i>DIR</i>	<i>Data read direction</i>								
L	Y ₁₆₀ to Y ₁								
H	Y ₁ to Y ₁₆₀								
/DSPOF	I	Controller	Control signal for output deselect level <ul style="list-style-type: none">The input signal is level-shifted from logic voltage level to LCD driver voltage level , and controls LCD drive circuitWhen the signal is low , the output (Y₁ – Y₁₆₀) of LCD drive be set to level V_{SS} , the contents of shift register are reset not readWhen this signal return to high, the operation returns to the normal status.						
FR	I	Controller	AC signal for LCD drive <ul style="list-style-type: none">Input a frame inversion signalThe LCD driver output voltage level can be set by line latch output signal and FR signal						
MD	I	V _{ss} /V _{DD}	Mode selection <table><tr><th><i>MD</i></th><th><i>Mode selection</i></th></tr><tr><td>H</td><td>Dual mode</td></tr><tr><td>L</td><td>Single mode</td></tr></table>	<i>MD</i>	<i>Mode selection</i>	H	Dual mode	L	Single mode
<i>MD</i>	<i>Mode selection</i>								
H	Dual mode								
L	Single mode								
S/C	I	V _{ss} /V _{DD}	Selection of segment mode/common mode <table><tr><th><i>S/C</i></th><th><i>Mode selection</i></th></tr><tr><td>H</td><td>Segment mode</td></tr><tr><td>L</td><td>Common mode</td></tr></table>	<i>S/C</i>	<i>Mode selection</i>	H	Segment mode	L	Common mode
<i>S/C</i>	<i>Mode selection</i>								
H	Segment mode								
L	Common mode								
DI ₇	I	Controller	Dual mode data input <ul style="list-style-type: none">In dual mode , data can input from 81_{st} bit						
DI ₀ -DI ₆	I	V _{SS} or V _{DD}	Not used, avoiding floating.						
XCK	I	V _{SS} or open	Not used						
Y ₁ -Y ₁₆₀	O	LCD Panel	LCD driver output. <ul style="list-style-type: none">One of four voltage levels is output according to FR signal and the data of shift register						

FUNCTIONAL DESCRIPTIONS

Active Control

In case of segment mode, controls the selection or de-selection of the chip. Following a LP signal, and after the chip select signal is input, a select signal is generated internally until 160bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is deselected. In case of common mode, controls the input/output data of bi-directional pins.

SP Conversion & Data Control

In case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8-bits parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.

Data Latch Control

In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.

Data Latch

In case of segment mode, latches the data on the data bus. The latched state of each LCD driver output pin is controlled by the control logic and the data latch control, 160 bits of data are read in 20 sets of 8 bits.

Line Latch / Shift Register

In case of segment mode, all 160 bits, which have been read into the data latch block are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block.

In case of common mode, shifts data from the data input pin on the falling edge of the LP signal.

Level Shifter

The logic voltage signal is boost to the LCD driver voltage level, and output to the driver block.

4-level Driver

Drive the LCD driver output pins from the line latch/shift register data, selecting one of 4 levels (V_0 , V_{12} , V_{43} , V_{SS}) based on the S/C, FR and /DSPOF

Clock control Logic

Controls the operation of each block. In case of segment mode, when a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block.

Once the selection signal has been output, operation of the data latch and data transmission are controlled, 160 bits of data are read in, and the chip is deselected. In case of common mode, controls the direction of data shift.

Relation between FR, data input and Liquid crystal display driver output voltage level, Explain as following table 4:

Table-4 Liquid Crystal Display Driver Output Voltage Level (Segment Mode)

(a) Segment Mode

FR	Latch data	/DSPOF	Driver output voltage level
H	H	H	V_0
H	L	H	V_2
L	H	H	V_{SS}
L	L	H	V_3
X	X	L	V_{SS}

$V_{SS} < V_{43} < V_{12} < V_0$ H: V_{DD} L: V_{SS} X: Don't care

(b) Common Mode

FR	Latch data	/DSPOF	Driver output voltage level
H	H	H	V_{SS}
H	L	H	V_1
L	H	H	V_0
L	L	H	V_4
X	X	L	V_{SS}

$V_{SS} < V_{43} < V_{12} < V_0$ H: V_{DD} , L: V_{SS} , X: Don't care

Preliminary

Relationship between the display data and driver output pin

Table-5 Relationship Between The Display Data And Driver Output Pin

(a) Segment Mode (4-bit Parallel Mode)

MD	DIR	EIO ₁	EIO ₂	Data Input	Figure of clock						
					1 _{st}	2 _{nd}	3 _{rd}	...	38 _{th}	39 _{th}	40 _{th}
L	L	Output	Input	DI ₀	Y ₁₅₇	Y ₁₅₃	Y ₁₄₉	...	Y ₉	Y ₅	Y ₁
				DI ₁	Y ₁₅₈	Y ₁₅₄	Y ₁₅₀	...	Y ₁₀	Y ₆	Y ₂
				DI ₂	Y ₁₅₉	Y ₁₅₅	Y ₁₅₁	...	Y ₁₁	Y ₇	Y ₃
				DI ₃	Y ₁₆₀	Y ₁₅₆	Y ₁₅₂	...	Y ₁₂	Y ₈	Y ₄
L	H	Input	Output	DI ₀	Y ₄	Y ₈	Y ₁₂	...	Y ₁₅₂	Y ₁₅₆	Y ₁₆₀
				DI ₁	Y ₃	Y ₇	Y ₁₁	...	Y ₁₅₁	Y ₁₅₅	Y ₁₅₉
				DI ₂	Y ₂	Y ₆	Y ₁₀	...	Y ₁₅₀	Y ₁₅₄	Y ₁₅₈
				DI ₃	Y ₁	Y ₅	Y ₉	...	Y ₁₄₉	Y ₁₅₃	Y ₁₅₇

(b) Segment Mode (8-bit Parallel Mode)

MD	DIR	EIO ₁	EIO ₂	Data Input	Figure of clock						
					1 _{st}	2 _{nd}	3 _{rd}	...	18 _{th}	19 _{th}	20 _{th}
H	L	Output	Input	DI ₀	Y ₁₅₃	Y ₁₄₅	Y ₁₃₇	...	Y ₁₇	Y ₉	Y ₁
				DI ₁	Y ₁₅₄	Y ₁₄₆	Y ₁₃₈	...	Y ₁₈	Y ₁₀	Y ₂
				DI ₂	Y ₁₅₅	Y ₁₄₇	Y ₁₃₉	...	Y ₁₉	Y ₁₁	Y ₃
				DI ₃	Y ₁₅₆	Y ₁₄₈	Y ₁₄₀	...	Y ₂₀	Y ₁₂	Y ₄
				DI ₄	Y ₁₅₇	Y ₁₄₉	Y ₁₄₁	...	Y ₂₁	Y ₁₃	Y ₅
				DI ₅	Y ₁₅₈	Y ₁₅₀	Y ₁₄₂	...	Y ₂₂	Y ₁₄	Y ₆
				DI ₆	Y ₁₅₉	Y ₁₅₁	Y ₁₄₃	...	Y ₂₃	Y ₁₅	Y ₇
				DI ₇	Y ₁₆₀	Y ₁₅₂	Y ₁₄₄	...	Y ₂₄	Y ₁₆	Y ₈
H	H	Input	Output	DI ₀	Y ₈	Y ₁₆	Y ₂₄	...	Y ₁₄₄	Y ₁₅₂	Y ₁₆₀
				DI ₁	Y ₇	Y ₁₅	Y ₂₃	...	Y ₁₄₃	Y ₁₅₁	Y ₁₅₉
				DI ₂	Y ₆	Y ₁₄	Y ₂₂	...	Y ₁₄₂	Y ₁₅₀	Y ₁₅₈
				DI ₃	Y ₅	Y ₁₃	Y ₂₁	...	Y ₁₄₁	Y ₁₄₉	Y ₁₅₇
				DI ₄	Y ₄	Y ₁₂	Y ₂₀	...	Y ₁₄₀	Y ₁₄₈	Y ₁₅₆
				DI ₅	Y ₃	Y ₁₁	Y ₁₉	...	Y ₁₃₉	Y ₁₄₇	Y ₁₅₅
				DI ₆	Y ₂	Y ₁₀	Y ₁₈	...	Y ₁₃₈	Y ₁₄₆	Y ₁₅₄
				DI ₇	Y ₁	Y ₉	Y ₁₇	...	Y ₁₃₇	Y ₁₄₅	Y ₁₅₃

(c) Common Mode

MD	DIR	Data transfer direction	EIO ₁	EIO ₂	DI ₇
L (Single)	H	Y ₁ →Y ₁₆₀	Input	Output	X
	L	Y ₁₆₀ →Y ₁	Output	Input	X
H (Dual)	H	Y ₁ →Y ₈₀	Input	Output	Input
		Y ₈₁ →Y ₁₆₀			
	L	Y ₁₆₀ →Y ₈₁	Output	Input	Input
		Y ₈₀ →Y ₁			

H:V_{DD}, L:V_{SS}, X: Don't care

Preliminary

Connection example of plural segment driver

Case of DIR="L"




Figure-3. Connection Example Of Plural Segment Driver (DIR="L")

Case of DIR="H"




Figure-4. Connection Example Of Plural Segment Driver (DIR="H")

Timing chart of 4-Device cascade Connection of Segment Drivers




Figure-5. Timing Chart Of 4-Device Cascade Connection Of Segment Drivers

Preliminary

Connection of plural common driver of single mode

Single mode case of DIR="L"




Figure-6. Connection Of Plural Common Driver Of Single Mode (DIR="L")

Single mode case of DIR="H"




Figure-7. Connection Of Plural Common Driver Of Single Mode (DIR="H")

Connection of plural common driver of dual mode

Dual mode case of DIR="L"




Figure-8. Connection Of Plural Common Driver Of Dual Mode (DIR="L")

Dual mode case of DIR="H"




Figure-9. Connection Of Plural Common Driver Of Dual Mode (DIR="H")

Power Supply Circuit for LCD drive

Resistive dividing

Driving bias voltage is generally generated by a resistive divider.(Figure 17)

Precaution when connecting or disconnecting the power.

This LSI has a high voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LCD driver power supply while the logic system power supply is floating.

We recommend you connecting the serial resistor (50~100Ω) or fuse to the LCD drive power V₀ of the system as a current limiter. And set up the suitable value of the resistor in consideration of LCD display grade.

When connecting or disconnecting the power supply, show the following recommend sequence.




Figure-10. Sequence For Connecting Or Disconnecting The Power Supply

Drive by Operation Amplifier

In graphic display, the size of the LCD becomes larger and the display duty ratio becomes smaller, so the stability of LCD drive voltage level is more important than in small display system.

Since the LCD for graphic display is large and has many picture elements, the load capacitance becomes large. The high impedance of the power supply for LCD drive produces distortion in the drive waveforms, and degrades display quality. For this reason, the LCD drive voltage level impedance should be reduced with operational amplifier. (Figure 17)

Range of Operating Voltage: V₀

It is necessary to set the voltage for V₀ within the VDD operating voltage range shown in the diagram below.




Figure-11 Operating Voltage Range (VDD-VO)

Absolute Maximum ratings

Table-6 Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V _{DD}	T _a =25°C Referenced to V _{SS} (0V)	V _{DD}	-0.3 to +7.0	V
Supply voltage (2)	V ₀		V _{0L} , V _{0R}	-0.3 to +45.0	V
	V ₁₂		V _{12L} , V _{12R}	-0.3 to V ₀ +0.3	V
	V ₄₃		V _{43L} , V _{43R}	-0.3 to V ₀ +0.3	V
Input voltage	V _I		DI ₀₋₇ , XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF	-0.3 to V _{DD} +0.3	V
Storage temperature	T _{stg}			-45 to +125	°C

Preliminary

Recommended Operation Conditions

Table-7 Recommended Operation Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Type	Max.	Unit
Supply voltage (1)	V_{DD}	Referenced to V_{SS} (0V)	V_{DD}	+2.5		+5.5	V
Supply voltage (2)	V_0		V_{0L}, V_{0R}	+15		+42	V
Operating temperature	T_{opr}			-20		+85	°C

Note: Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$

DC Characteristics

Segment Mode

Table-8 DC Characteristics Of Segment Mode

($V_{SS} = 0V$, $V_{DD} = +2.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim +85^\circ C$)

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	V_{IH}		DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD,	$0.8V_{DD}$			V
	V_{IL}		S/C, EIO ₁ , EIO ₂ , /DSPOF			$0.2V_{DD}$	V
Output Voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO ₁ , EIO ₂	$V_{DD} - 0.4$			V
	V_{OL}	$I_{OL} = +0.4mA$				+0.4	V
Input leakage current	$I_{L IH}$	$V_I = V_{DD}$	DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD,			+10	μA
	$I_{L IL}$	$V_I = V_{SS}$	S/C, EIO ₁ , EIO ₂ , /DSPOF			-10	μA
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5V$	$Y_1 - Y_{160}$	$V_0 = +40V$	0.7	1.0	kΩ
				$V_0 = +30V$	1.0	1.5	
				$V_0 = +20V$	1.5	2.0	
Stand-by current	I_{STB}	*1	V_{SS}			50.0	μA
Consumed current (Deselection)	I_{DD1}	*2	V_{DD}			2.0	mA
Consumed current (Selection)	I_{DD2}	*3	V_{DD}			8.0	mA
Consumed current	I_0	*4	V_0			1.0	mA

Note:

- $V_{DD} = +5.0V$, $V_0 = +42.0V$, $V_I = V_{SS}$
 - $V_{DD} = +5.0V$, $V_0 = +42.0V$, $V_I = V_{SS}$, $f_{XCK} = 14MHz$, No-load, $EI = V_{DD}$
 - $V_{DD} = +5.0V$, $V_0 = +42.0V$, $V_I = V_{SS}$, $f_{XCK} = 14MHz$, No-load, $EI = V_{SS}$
 - $V_{DD} = +5.0V$, $V_0 = +42.0V$, $V_I = V_{SS}$, $f_{XCK} = 14MHz$, $f_{FR} = 80Hz$, No-load, $EI = V_{SS}$
- (The input data is turned over by data taking clock (4-bit parallel input mode))



Preliminary

Common mode

Table-9 DC Characteristics Of Common Mode

($V_{SS} = 0V$, $V_{DD} = +2.5$ to $5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 85^\circ C$)

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	V_{IH}		DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD,	$0.8V_{DD}$			V
	V_{IL}		S/C, EIO ₁ , EIO ₂ , /DSPOF			$0.2V_{DD}$	V
Output voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO ₁ , EIO ₂	$V_{DD}-0.4$			V
	V_{OL}	$I_{OL} = +0.4mA$				+0.4	V
Input leakage current	I_{LIH}	$V_I = V_{DD}$	DI ₀ -DI ₇ , XCK, LP, DIR, FR, MD, S/C, EIO ₁ , EIO ₂ , /DSPOF			+10	μA
	I_{LIL}	$V_I = V_{SS}$				-10	μA
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5V$	$V_0 = +40V$ $V_0 = +30V$ $V_0 = +20V$ $Y_1 - Y_{160}$		0.7	1.0	k Ω
					1.0	1.5	
					1.5	2.0	
Input pull-down current	I_{PD}	$V_I = V_{DD}$	XCK, EIO ₁ , EIO ₂			100.0	μA
Stand-by current	I_{STB}	*1	V_{SS}			50.0	μA
Consumed current (1)	I_{DD}	*2	V_{DD}			80.0	μA
Consumed current (2)	I_0	*2	V_0			160.0	μA

NOTE:

1. $V_{DD} = +5V$, $V_0 = +42V$, $V_I = V_{SS}$
2. $V_{DD} = +5V$, $V_0 = +42V$, $f_{LP} = 41.6kHz$, $f_{FR} = 80Hz$, case of 1/480 duty operation, No-load

AC Electrical characteristic

Segment mode 1

Table-10 AC Electrical Characteristics Of Segment Mode 1

($V_{SS} = 0V$, $V_{DD} = +4.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 85^\circ C$)

Parameter	Symbol	Condition	Min.	Type	Max.	Unit
Shift clock period *1	T_{WCK}	$T_R, T_F \leq 10ns$	71			ns
Shift clock "H" pulse width	T_{WCKH}		23			ns
Shift clock "L" pulse width	T_{WCKL}		23			ns
Data setup time	T_{DS}		10			ns
Data hold time	T_{DH}		20			ns
Latch pulse "H" pulse width	T_{WLPH}		23			ns
Shift clock rise to latch pulse rise time	T_{LD}		0			ns
Shift clock fall to latch pulse fall time	T_{SL}		25			ns
Latch pulse rise to shift clock rise time	T_{LS}		25			ns
Latch pulse fall to shift clock fall time	T_{LH}		25			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
Enable setup time	T_S		21			ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			μs
Output delay time (1)	T_D	$C_L = 15pF$			40	ns
Output delay time (2)	T_{PD1}, T_{PD2}	$C_L = 15pF$			1.2	μs
Output delay time (3)	T_{PD3}	$C_L = 15pF$			1.2	μs

NOTES:

1. Take the cascade connection into consideration.
2. $(T_{WCK} - T_{WCKH} - T_{WCKL}) / 2$ is maximum in the case of high-speed operation.

Preliminary

Segment mode 2

Table-11 AC Electrical Characteristics Of Segment Mode 2

($V_{SS} = 0V$, $V_{DD} = +2.5$ to $+4.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 85^\circ C$)

Parameter	Symbol	Condition	Min.	Type	Max.	Unit
Shift clock period *1	T_{WCK}	$T_R, T_F \leq 10ns$	125			ns
Shift clock "H" pulse width	T_{WCKH}		51			ns
Shift clock "L" pulse width	T_{WCKL}		51			ns
Data setup time	T_{DS}		30			ns
Data hold time	T_{DH}		40			ns
Latch pulse "H" pulse width	T_{WLPH}		51			ns
Shift clock rise to latch pulse rise time	T_{LD}		0			ns
Shift clock fall to latch pulse fall time	T_{SL}		51			ns
Latch pulse rise to shift clock rise time	T_{LS}		51			ns
Latch pulse fall to shift clock fall time	T_{LH}		51			ns
Input signal rise time *2	T_R				50	ns
Input signal fall time *2	T_F				50	ns
Enable setup time	T_S		36			ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			μs
Output delay time (1)	T_D	$C_L = 15pF$			78	ns
Output delay time (2)	T_{PD1}, T_{PD2}	$C_L = 15pF$			1.2	μs
Output delay time (3)	T_{PD3}	$C_L = 15pF$			1.2	μs

NOTES:

1. Take the cascade connection into consideration.
2. $(T_{WCK} - T_{WCKH} - T_{WCKL}) / 2$ is maximum in the case of high-speed operation.

Common mode

Table-12 AC Electrical Characteristics Of Common Mode

($V_{SS} = 0V$, $V_{DD} = +2.5$ to $+5.5V$, $V_0 = +15$ to $+42V$, $T_a = -20 \sim 85^\circ C$)

Parameter	Symbol	Condition	Min.	Type	Max.	Unit
Shift clock period	T_{WLP}	$T_R, T_F \leq 20ns$	250			ns
Shift clock "H" pulse width	T_{WLPH}	$V_{DD} = +5.0V \pm 10\%$	15			ns
		$V_{DD} = +2.5V \sim +4.5V$	30			ns
Data setup time	T_{SU}		30			ns
Data hold time	T_H		30			ns
Input signal rise time	T_R				50	ns
Input signal fall time	T_F				50	ns
/DSPOF removal time	T_{SD}		100			ns
/DSPOF "L" pulse time	T_{WDL}		1.2			μs
Output delay time (1)	T_{DL}	$C_L = 15pF$			200	ns
Output delay time (2)	T_{PD1}, T_{PD2}	$C_L = 15pF$			1.2	μs
Output delay time (3)	T_{PD3}	$C_L = 15pF$			1.2	μs

Timing diagram

Timing characteristics of segment mode




Figure-12 Timing Characteristics Of Segment Mode (1)




Figure-13. Timing Characteristics Of Segment Mode (2)




Figure-14. Timing Characteristics Of Segment Mode (3)

Preliminary

Timing characteristics of common mode




Figure-15 Timing Characteristics Of Common Mode (1)




Figure-16. Timing Characteristics Of Common Mode (2)

Preliminary

Application circuit











Figure-17. Application Circuit Of 640*480 LCD Panel



Layer Definition								
Layer0	Ground	□	Layer5	Star	□	Layer15	Shield/Ground	□
Layer1	Copper	□	Layer6	Zinc	□	Layer16	Gold Layer	□
Layer2	Prepreg	□	Layer7	Copper	□	Layer17	Gold/Star	□
Layer3	Substrate	□	Layer8	Prepreg	□	Layer18	Star	□
Layer4	Copper	□	Layer9	Star	□			
Material Description								
1.Space Tape Material		Polyester(PET)			Dainichi Kasei			
Leader Tape Material		Polyimide(PI)			UBE			
PKG Reel Size		405mm			Gold			
Polyimide		UPILEX-S			75±6 um			
Adhesive		#7100			12±3 um			
Copper		FQ-VLP			18±5 um			
Plating		Sn			0.21±0.05 um			
Solder Resist		AR-710D			26 ±14 um			
Solder Resist Tolerance		±0.200mm			Ajinomoto			
2.ALL CHAMFER IS R0.200mm.								
3.5 SPRCKET HOLES (48W) FOR 1TAPESITE								
4.Etchingfactor >2.5 for all pattern.								

Item	Drawing Modification	Date
1	Connected TEST1_PAD with GNDA&V5 pad by Jenny.	3/8/01
2		
3		
4		

Unless Otherwise Specified		Identified Supplier for Technology FTL				Scale		Proj	
Unit	mm	EM65160 Outline Drawing				Subpack code			
Tolerance						Material PI			
Dimension	±0.05								
Angle	±1°								
SIGN	Drawn	Checked	ILB REVIEW	POT REVIEW	FT REVIEW	Approved	Drawing No		Rev
By	Jenny Chu								1
Date	03-08-01						Sheet	1 of 1	Size A4

