D3187, OCTOBER 1988 - REVISED AUGUST 1989


- High-Density (Over 900 Gates) Replacement for TTL and 74HC
- Virtually Zero Standby Power . . . Typ 20 μA
- High Speed:

Propagation Delay Time . . . 30 ns

- Asynchronous Clocking of All Registers or **Banked Register Operation from** 2 Synchronous Clocks
- 24 Macrocells with Configurable I/O Architecture Allowing for Up to 36 Inputs and 24 Outputs
- Each Output Macrocell User-Programmable for D, T, SR, or JK Flip-Flops with Individual Clear Control or Combinational Operation
- UV-Light-Erasable Cell Technology Allows for:

Reconfigurable Logic Reprogrammable Cells Full Factory Testing for 100% **Programming Yields**

- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Advanced Software Support Featuring Schematic Capture, Interactive Netlist, Boolean Equations, and State Machine Design Entry
- Package Options Include Plastic [For One-Time-Programmable (OTP) Devices] and Ceramic Dual-In-Line Packages and J-Leaded Chip Carriers



DUAL-IN-LINE PACKAGE

(TOP VIEW)

CHIP-CARRIER PACKAGE (TOP VIEW)

25 11/0

24

23

22 51


21 CLK2

1/0 🗖 16

1 🗆 17

1 18

GND 20



NC-No internal connection

AVAILABLE OPTIONS

		PACKAGE TYPE								
T _A RANGE	SPEED	CERAMIC DUAL-IN-LINE	CERAMIC CHIP CARRIER	PLASTIC† DUAL-IN-LINE	PLASTIC [†] CHIP CARRIER					
<u></u>		PACKAGE (CDIP)	(CLCC)	PACKAGE (PDIP)	(PLCC)					
	30 ns	EP910DC-30	EP910JC-30	EP910PC-30	EP910LC-30					
0°C − 70°C	35 ns	EP910DC-35	EP910JC-35	EP910PC-35	EP910LC-35					
	40 ns	EP910DC-40	EP910JC-40	EP910PC-40	EP910LC-40					
-40°C - 85°C	45 ns	EP910DI-45	EP910JI-45	EP910PI-45	EP910LI-45					

†This package is for One-Time-Programmable (OTP) devices.



Copyright © 1989, Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

description

general

The Texas Instruments EP910 Erasable Programmable Logic Device is capable of implementing over 900 equivalent gates of SSI and MSI logic functions accommodating up to 36 inputs and 24 outputs all in plastic and ceramic space-saving 40-pin, 600-mil dual-in-line (DIP) packages and 44-pin chip-carrier packages.

Each of the 24 macrocells contains a programmable-AND, fixed-OR PLA structure that yields 8 product terms for logic implementation and a single product term for output-enable and asynchronous-clear control functions. The architecture of the output logic macrocell allows the EP910 user to program output and feedback paths for both combinational or registered operation, active high or active low.

For increased flexibility, the EP910 also includes programmable registers. Each of the 24 internal registers may be programmed to be a D, T, SR, or JK flip-flop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

In addition to density and flexibility, the performance characteristics allow the EP910 to be used in the widest possible range of applications. The CMOS EPROM technology reduces the power consumption to less than 20% of equivalent bipolar devices without sacrificing speed performance. Another advantage is 100% generic testing. The device can be erased with ultraviolet (UV) light. Design changes are no longer costly, nor is there a need for post-programming testing.

Programming the EP910 is accomplished by using the TI EPLD Development System, which supports four different design entry methods. When the design has been entered, the software performs automatic translation into logical equations, Boolean minimization, and design fitting directly into an EP910. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

functional


The EP910 is an Erasable Programmable Logic Device (EPLD) that uses a CMOS EPROM technology to implement logic designs in a programmable AND-logic array. The device also contains a revolutionary programmable I/O architecture that provides advanced functional capability for user programmable logic.

Externally, the EP910 provides 12 dedicated data inputs and 24 I/O pins, which may be configured for input, output, or bidirectional operation. Figure 1 shows the EP910 basic macrocell. The internal architecture is organized with the familiar sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from the true and complement signal from 12 dedicated data inputs and 24 feedback signals originating from each of the 24 I/O architectural control blocks. The 72-input AND array encompasses 240 product terms, which are distributed among 24 available macrocells. Each EP910 product term represents a 72-input AND gate.

At the intersection point between each AND array input and each product term, there is an EPROM control cell. In the erased state, all connections are made. This means both the true and complement of all inputs are connected to each product term. Connections are opened during the programming process. Therefore, any product term may be connected to the true or complement form of any array input signal.



functional block diagram




Pin numbers in parenthesis are for DIP packages. Pin numbers in brackets are for chip-carrier packages.

When both the true and complement of an array input signal are connected, a logical false results on the output of the AND gate. When both the true and complement forms of any array input signal are programmed open, then a logical "don't care" results for that input. If all 72 inputs for a given product term are programmed open, then a logical true state results on the output of the corresponding AND gate. Two dedicated clock inputs (not available in the AND array) provide the clock signals used for asynchronous clocking of the EP910 internal registers. Each of these clock signals is positive-edge triggered and has control over a bank of 12 registers. CLK1 controls registers associated with macrocells 13 through 24. CLK2 controls registers associated with macrocells 1 through 12. The EP910 advanced I/O architecture allows the number of synchronous registers to be user defined, from 1 to 24. Both dedicated clock inputs are positive-edge triggered.

I/O architecture

The EP910 input/output architecture provides each macrocell with over 50 possible I/O configurations. Each I/O can be configured for combinational or registered output, with programmable output polarity. Four different types of registers (D, T, JK, and SR) can be implemented into every I/O without any additional logic requirements. I/O feedback selection can also be programmed for registered or input (pin) feedback. Another benefit of the EP910 I/O architecture is its ability to individually clock each internal register from asynchronous clock signals.




Pin numbers shown are for dual-in-line packages.

FIGURE 1. LOGIC ARRAY MACROCELL (MACROCELL 1 !LLUSTRATED)

OE/CLK selection

Figure 2 shows the two modes of operation that are provided by the OE/CLK select multiplexer. The operation of this multiplexer is controlled by a single EPROM bit and may be individually configured for each of the EP910 I/O pins. In Mode 0, the 3-state output buffer is controlled by the OE/CLK product term. If the output of the AND gate is true, the output buffer is enabled. If the output of the AND gate is false, the output buffer is in the high-impedance state. In this mode, the macrocell flip-flop is clocked by its respective synchronous clock input signal (CLK1 or CLK2). After erasure, the OE/CLK select multiplexer is configured in Mode 0.

In Mode 1, the output-enable buffer is always enabled. The macrocell flip-flop may now be triggered from an asynchronous clock signal generated by the OE/CLK multiplexable product term. This mode allows individual clocking of flip-flops from any of the 72 available AND array input signals. Because both true and complement signals reside in the AND array, the flip-flop may be configured for positive- or negative-edge-triggered operation. With the clock now controlled by a product term, gated clock structures are also possible.



The register is clocked by the synchronous clock signal, which is common to 11 other Macrocells. The output is enabled by the logic from the product term.

The output is permanently enabled and the register is clocked via the product term. This allows for gated clocks that may be generated from elsewhere in the EP910.

FIGURE 2. OE/CLK SELECT MULTIPLEXER

output/feedback selection


Figure 3 shows the EP910 basic output configurations. Along with combinational output, 4 register types are available. Each macrocell I/O may be independently configured. All registers have individual asynchronous-clear control from a dedicated product term. When the product term is asserted, the macrocell register will immediately be loaded with a zero independently of the clock. On power-up, the EP910 performs the clear function automatically.

In the combinational configuration, 8 product terms are ORed together to acquire the output signal. The invert-select EPROM bit controls output polarity and the output-enable buffer is product term controlled. The feedback-select multiplexer enables registered I/O (pin), feedback, or no feedback to the AND array.

When the D or T register is selected, 8 product terms are ORed together and made available to the register input. The invert select EPROM bit determines output polarity. The OE/CLK select multiplexer is used to configure the mode of operation to Mode 0 or Mode 1 (see Figure 2). The feedback-select multiplexer enables registered I/O (pin) or no feedback to the AND array.

If the JK or SR registers are selected, the 8 product terms are shared among two OR gates whose outputs feed the two primary register inputs. The allocation of product terms for each register input is optimized by the TI EPLD Development System. The invert select EPROM bit controls output polarity while the OE/CLK select multiplexer allows the mode of operation be Mode 0 or Mode 1. The feedback-select multiplexer enables registered I/O (pin) or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback. No output is obtained by disabling the macrocell output buffer. In the erased state, I/O is configured for combinational active-low output with input (pin) feedback.









FIGURE 3. I/O CONFIGURATIONS








FIGURE 3. I/O CONFIGURATIONS (CONTINUED)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)
Instantaneous supply voltage range, V_{CC} (t \leq 20 ns)
Programming supply voltage range, Vpp
Instantaneous programming supply voltage range, V _{pp} (t ≤ 20 ns)
Input voltage range, V ₁
Instantaneous input voltage range, V_1 (t ≤ 20 ns)
VCC or GND current
Power dissipation at 25°C free-air temperature (see Note 2)
Operating free-air temperature, T _A
Storage temperature range

NOTES: 1. All voltage values are with respect to GND terminal.

2. For operation above 25°C free-air temperature, derate to 144 mW at 135°C at the rate of 9.6 mW/°C.

recommended operating conditions

			EF	9101	EP	UNIT	
	PARAMETER		MIN	MAX	MIN	MAX	ONL
VCC	Supply voltage		4.5	5.5	4.75	5.25	٧
VI	Input voltage		0	Vcc	0	Vcc	V
ViH	High-level input voltage		2	V _{CC} +0.3	2	VCC+0.3	V
VIL	Low-level input voltage (see Note 3)		-0.3	0.8	-0.3	0.8	V
Vo	Output voltage		0	Vcc	0	Vcc	V
	District Control of the Control of t	CLK input		50		100	ns
t _f	Rise time	Other inputs		50		100	113
	F 11.2	CLK input		50		100	ns
tf	Fall time	Other inputs		50		100	113
TA	Operating free-air temperature		-40	85	0	70	°C

Note 3: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS		EP910l			EP910C			
PARAMETER		MIN TYP			TYP	MAX	MIN	TYPT	MAX	UNIT	
	High-level output	TTL	I _{OH} = -4 mA		2.4			2.4			V
VOH	voltage	CMOS	I _{OH} = -2 mA		3.84			3.84			٧.
VOL	Low-level output volta	age	IOL = 4 mA	_ = 4 mA			0.45			0.45	V
	Input current		V _I = V _{CC} or GND				±10			±10	μΑ
loz	Off-state output curre	nt	Vo = Vcc or GND	VO = VCC or GND			±10			±10	μA
	SI	Standby		See Note 4		0.02	0.15		0.02	0.1	
cc	Supply current	Non-turbo	V _I = V _{CC} or GND,	See Note 5		6	30		6	20	mA
-	'''	Turbo	No load	See Note 5		45	100		45	80	
Ci	Input capacitance		$V_l = 0$, $f = 1 MHz$,	T _A = 25°C			20			20	рF
Co	Output capacitance		$V_O = 0$, $f = 1$ MHz,	$T_A = 25^{\circ}C$			20			20	рF
C _{clk} ‡	Clock capacitance		$V_l = 0$, $f = 1 \text{ MHz}$,	T _A = 25°C			20			20	pF

[†] All typical values are at $V_{CC}=5$ V, $T_A=25^{\circ}$ C. ‡ During programming, the clock capacitance of CLK2 is 60 pF maximum.

NOTES: 4. When in the non-turbo mode, the device automatically goes into the standby mode approximately 100 ns after the last transition.

^{5.} These parameters are measured with device programmed as a 16-bit counter, and f = 1 MHz.

EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABALE PROGRAMMABLE LOGIC DEVICE (EPLD)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

combinational mode, turbo bit on

	PARAMETER†	TEST CONDITIONS	EP910-30		EP910-35		EP910-40		LINET
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tpd1	Input to nonregistered output			30		35		40	ns
t _{pd2}	I/O input to nonregistered output	C _L = 35 pF		33		38		43	ns
^t PZX	Input to output enable			30		35		40	ns
^t PXZ	Input to output disable	C _L = 5 pF, See Note 6		30		35		40	ns
t _{cir}	Asynchronous output clear time	C _L = 35 pF		33		38		43	ns
tio	I/O input buffer delay			3		3		3	ns

combinational mode, turbo bit off

	PARAMETER†	TEST CONDITIONS	EP910-30		EP910-35		EP910-40		UNIT
!	PANAWE LEN	MIN MAX		MAX	MIN	MAX	MIN	MAX	UNII
^t pd1	Input to nonregistered output			60		65		70	ns
tpd2	I/O input to nonregistered output	C _L = 35 pF		63		68		73	ns
tpzx	Input to output enable			60		65		70	ns
^t PXZ	Input to output disable	C _L = 5 pF, See Note 6		60		65		70	ns
^t clr	Asynchronous output clear time	C _L = 35 pF		63		68		73	ns
tio	I/O input buffer delay			3		3		3	ns

synchronous clock mode

	PARAMETER†	TEST CONDITIONS	EP910-30		EP910-35		EP910-40		UNIT
	PANAMETER!	TEST CONDITIONS	MIN MA		MIN	MAX	MIN	MAX	UNIT
fmax	Maximum frequency	See Note 7	41.7		37		32.3		MHz
t _{co1}	Clock to output delay time		T	18		21		24	ns
t _{ont}	Minimum clock period (register feedback to register output)	See Note 5		30		35		40	ns
fcnt	Maximum frequency with feedback	See Note 5	33.3		28.6		25		MHz

asynchronous clock mode

	PARAMETER†		TEST CONDITIONS	EP910-30		EP910-35		EP910-40		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNH	
fmax	nax Maximum frequency		See Note 7 33	33.3		31.3		29.4		MHz
	Clock to output delay time	Turbo bit on			33		38		43	
taco1		Turbo bit off			63		68		73	пѕ
tacnt	Minimum clock period (register register output)	feedback to			30		35		40	ns
font	Maximum frequency with feedb	ack		33.3		28.6		25		MHz

[†] Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

6. This is for an output voltage change of 500 mV.



NOTES: 5. These parameters are measured with device programmed as a 16-bit counter, and f = 1 MHz.

^{7.} The f_{max} values shown represent the highest frequency of operation without feedback.

timing requirements over recommended ranges of supply voltage and free-air temperature

synchronous clock mode

			TEST	EP910-30		EP910-35		EP910-40		UNIT
PARAMETER†			CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	Civii
t _{su}	Input setup time	Turbo bit on	,	24		27		31		ns
		Turbo bit off		54		57		61		
th	Input hold time	-		0		0		0		ns
tch	Clock high pulse duration			12		13		15		ns
tcl	Clock low pulse duration			12		13		15		ns

asynchronous clock mode


			TEST	EP910-30		EP910-35		EP910-40		UNIT
PARAMETER†			CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Input setup time	Turbo bit on		10		10		10		ns
tasu		Turbo bit off		40		40		40		
tah	Input hold time			15		15		15		ns
tach	Clock high pulse duration			15		16		17		ns
tacl	Clock low pulse duration			15		16		17		ns

[†] Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

functional testing

The EP910 is functionally tested including complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP910 allows test program patterns to be used and then erased.

Figure 4 shows the dynamic test circuit and the conditions under which dynamic measurements are made. Because power supply transients can affect dynamic measurements, simultaneous transitions of multiple outputs should be avoided to ensure accurate measurement. The performance of threshold tests under dynamic conditions should not be attempted. Large-amplitude fast-ground-current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground terminal and the test-system ground can create significant reductions in observable input noise immunity.



†Includes jig capacitance

FIGURE 4. DYNAMIC TEST CIRCUIT


design security

The EP910 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within the EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

turbo bit

Some EPLDs contain a programmable option to control the automatic power-down feature that enables the low-standby-power mode of the device. This option is controlled by a turbo bit that can be set using the TI EPLD Development System. When the turbo bit is on, the low-standby-power mode is disabled. This renders the circuit less sensitive to VCC noise transients created by the power-up/power-down cycle when operating in the low-power mode. The typical ICC versus frequency data for both the turbo-bit-on mode and the turbo-bit-off (low power) mode is shown in Figure 5. All dynamic parameters are tested with the turbo bit on. Figure 6 shows the relationship between the output drive currents and the corresponding output voltages.





If the design requires low-power operation, the turbo bit should be (disabled) off. When operating in this mode, some dynamic parameters are subject to increases.







FIGURE 7. SWITCHING WAVEFORMS

MECHANICAL DATA





MECHANICAL DATA





MECHANICAL DATA

