

RICOH

RICOH CORP/ ELECTRONIC


EK-025-8902

**CMOS ELECTRICALLY
PROGRAMMABLE LOGIC****EPL204ED/EP****■ OUTLINE**


The EPL204 is a field programmable logic array manufactured by using CMOS EPROM processes. It is a programmable "and" fixed "or" array with registered outputs in the 26P8 configuration.

Programming is possible with popular PAL[®] programmers such as Data I/O or Ricoh's IBM P.C. Writer. Programming is similar to all EPROM Devices. Development of CMOS Gate Arrays using one or more of those devices to support larger I/O's is simple and immediate using off the shelf plastic OTP (One Time Programmable) devices.

Input/Output configurations are flexible using 8 programmable macro cells. Feedback, combinatorial or registered outputs and polarity are user definable. Register clocks can be from the internal array or on the conventional external Pin 1 clock terminal.



EPL204ED



EPL204EP

■ FEATURES

- Low power consumption and high reliability characteristics of the CMOS-EPROM process
- 20 Pin DIP Plastic OTP (EPL 204EP 300 mil) 20 Pin Window DIP with window (EPL 204ED 300 mil)
- Ultra Violet Reprogramming with window packages — 1000 reprogram cycles
- Data copy protection
- Input/Output propagation delay 25ns maximum
- Flexible I/O capability using I/O macro cells
 - A. Selection of combinational or registered outputs
 - B. Selection of output enable (External $\overline{OE}$, Internal OE)
 - C. Polarity of outputs
 - D. Clock selection (external or internal)
 - E. Asynchronous resets (AR1, AR2)
 - F. Synchronous presets (SP1, SP2)

RICOH

RICOH CORP/ ELECTRONIC

T-42-11-09

■ ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition	Rating	Unit
V _{cc}	V _{cc} Supply Voltage	with respect to GND	-0.3 ~ 7.0	V
V _{pp}	V _{pp} Supply Voltage		-0.3 ~ 14.5	V
V _i	Input Voltage		-0.3 ~ V _{cc} + 0.3	V
V _o	Output Voltage		-0.3 ~ V _{cc} + 0.3	V
P _d	Maximum Power Consumption	T _a = 25°C	0.8	W
T _{opr}	Operating Ambient Temperature		-20 ~ 85	°C
T _{stg}	Storage Temperature		-40 ~ 125	°C

■ RECOMMENDED OPERATING CONDITION (T_a = 0 ~ 70°C)

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
V _{cc}	Supply Voltage	4.75	5.0	5.25	V
V _{IH}	"H" Input Voltage	2.0		V _{cc} + 0.3	V
V _{IL}	"L" Input Voltage	-0.3		0.8	V

■ CAPACITANCE

Symbol	Parameter	Condition	Specified Value			Unit
			Min.	Typ.	Max.	
	Input Pin	f = 1 MHz, V _{cc} = 0V		5		pF
	I/O Pin			8		
	V _{pp} Pin			10		

■ D.C. CHARACTERISTICS (T_a = -20 ~ 85°C V_{cc} = 5V ± 5%)

Symbol	Parameter	Condition	Specified Value			Unit
			Min.	Typ.	Max.	
I _{LI}	Input Leakage Current	V _{in} = 0V ~ V _{cc}	-20		20	μA
I _{LO}	Output Leakage Current for OFF State	V _o = 0V ~ V _{cc}	-20		20	μA
V _{IL}	"L" Input Voltage		-0.3		0.8	V
V _{IH}	"H" Input Voltage		2.0		V _{cc} + 0.3	V
V _{OL}	"L" Output Voltage	V _{cc} = MIN I _{OL} = 8 mA			0.5	V
V _{OH}	"H" Output Voltage	V _{cc} = MIN I _{OH} = -3.2mA	2.4			V
I _{cc1}	Power Supply Current (Standby)	V _{cc} = MAX f = 0 MHz V _{in} = GND or V _{cc}			60	mA
I _{cc2}	Power Supply Current (Operation)	V _{cc} = MAX f = 10 MHz V _{in} = GND or V _{cc}			70	mA

RICOH CORP/ ELECTRONIC

T-42-11-09

■ AC CHARACTERISTICS (Ta = -20 ~ 85°C, Vcc = 5V ± 5%)



Symbol	項 Parameter 目		Condition	Specified Value			Unit
	Clock	Parameters		Min	Typ	Max	
t _{PD}	External Clock CLK (1pin)	Input or I/O input to non-registered output	CL=50pF R1=560Ω R2=1.1KΩ			25	nS
t _{PIX}		Input or I/O input to output disable				25	nS
t _{PIZ}		Input or I/O input to output enable				25	nS
t _{PXZ}		/OE (pin 11) to output disable				20	nS
t _{PZX}		/OE (pin 11) to output enable				20	nS
t _{SU1}		Input or I/O input setup time		18			nS
t _{H1}		Input or I/O input hold time		0			nS
t _{CLK1}		Clock to output delay				15	nS
t _{FPD1}		Clock to non-registered output from registered feed back				35	nS
t _{W1}		External clock width		15			nS
t _{PS1}		Synchronous preset input setup time		18			nS
t _{SET1}		Clock to register preset				15	nS
t _{RST}		Input or I/O input to asynchronous reset				25	nS
t _{P1}		Minimum clock period (t _{SU1} + t _{CLK1})				33	nS
f ₁		Maximum frequency (1/t _{P1})		30			MHz
t _{PH1}		Synchronous preset input hold time		0			nS
t _{SU2}	Internal Clock CKPn (n=1~8)	Input or I/O input setup time	CL=50pF R1=560Ω R2=1.1KΩ	5			nS
t _{H2}		Input or I/O input hold time		10			nS
t _{CLK2}		Clock P.T. input to output delay				30	nS
t _{FPD2}		Clock P.T. input to non-registered output from registered feed back				50	nS
t _{W2}		Clock P.T. input width		15			nS
t _{PS2}		Synchronous preset input set up time		5			nS
t _{SET2}		Clock P.T. input to register preset				30	nS
t _{P2}		Minimum Clock period (t _{SU2} + t _{CLK2})				35	nS
t _{PH2}		Synchronous preset input hold time		10			nS
f ₂		Maximum frequency (1/t _{P2})		28.6			MHz
t _{PON}		Power on reset time		45			μS

RICOH


RICOH CORP/ ELECTRONIC

■ TIMING CHART


T-42-11-09



Output Load



Input Waveform



NOTE: This is the A.C. characteristic measurement with a voltage of 1.5V on both the input and output.


RICOH CORP/ ELECTRONIC

■ PIN DESCRIPTION

T-42-11-09

PIN No.	PIN Name		Function	
	Logic Mode	Program Mode	Logic Mode	Program Mode
1	CLK/I1	Vpp	Input	Clock
2	I2	CA4		Programming Power Supply
3	I3	CA3	Input	Column Address Input
4	PLM/I4	CA2		Pre-load
5	I5	CA1	Input	Row Address Input
6	I6	CA0		NC
7	I7	RA5		NC
8	I8	RA4		NC
9	I9	NC	GND	
10	GND	GND	GND	
11	I10/OE	PGM/OE	Input/Output Enable	
12	I/O1	D0	Input/Output	DATA Input/Output
13	I/O2	D1		DATA Input/Output
14	I/O3	D2		DATA Input/Output
15	I/O4	D3		DATA Input/Output
16	I/O5	RA3		Row Address Input
17	I/O6	RA2		Row Address Input
18	I/O7	RA1		Row Address Input
19	I/O8	RA0		Row Address Input
20	Vcc	Vcc	Vcc	


■ PIN CONFIGURATION



RICOH

RICOH CORP/ ELECTRONIC


■ BLOCK DIAGRAM



RICOH CORP/ ELECTRONIC

■ MACRO I/O CELL

T-42-11-09



RICOH CORP/ ELECTRONIC

■ FUNCTIONS AND OPERATIONS

The EPL204 is an electrically reprogrammable logic array. The configuration of the EPL204 is 52 input terms (18 external inputs and 8 feedbacks).

All inputs are TTL levels. Control of all registers for asynchronous and synchronous operation and output polarity is user definable.

All product terms and input terms to the "AND" array have ultra violet EPROM cells connections. In the unprogrammed state all intersections are connected.

I-42-11-09




Fig. 1

All macro I/O cells have "XOR" or "OR" selections and output polarity selections.

(1) "OR"/"XOR" select

Eight product terms are ORed or XORed or fed straight through to each output.

RICOH CORP/ ELECTRONIC

T-42-11-09




Fig. 2 "OR" "XOR" Select

(2) OE select

Each macro cell can be selected via pin 11 or from the internal product term.

(3) Output select, CLK select

CLK select of each macro cell register can be clocked from the conventional CLK (pin 1) or from an internal clock out of the array. Each register has a synchronous preset and an asynchronous reset.




Fig. 3 Output Select, CLK Select

(4) Polarity

You can select the polarity of the output signal.







Fig. 4 Polarity

RICOH CORP/ ELECTRONIC

■ PACKAGE DIMENSION

- Mold DIP Package
(DIP-20-P1)




T-42-11-09

Unit: mm
(inch)

RICOH CORP/ ELECTRONIC

- CER DIP Package
(DIP-20-G1)

T-42-11-09



Note: PAL® is a registered trademark of Advanced Micro Devices, INC.

RICOH