

FDQ4006N

Dual Common Drain



N-Channel Enhancement Mode Field Effect Transistor

General Description

SOIC-14 N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices can be paralleled externally for use in high current DC-DC converters in notebook computer and other battery powered circuits where fast switching, very low in-line power loss, and resistance to transients are needed.



Features

- 13 A, 30 V. $R_{DS(ON)} = 0.0075 \Omega @ V_{GS} = 10 \text{ V}$
 $R_{DS(ON)} = 0.011 \Omega @ V_{GS} = 4.5 \text{ V}$.
- High density cell design for extremely low $R_{DS(ON)}$.
- Common drain connection for easy parallel operation.
- High power and current handling capability in industry standard SOIC-14 package.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDQ4006N	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous (Note 1a)	13	A
	- Pulsed	35	
P_D	Power Dissipation for Single Operation (Note 1a) (Note 1b)	2.5	W
		1.5	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
THERMAL CHARACTERISTICS			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	15	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS (T _A = 25 °C unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μA
		T _J = 55 °C			10	μA
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1		3	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 13 A			0.0075	Ω
		T _J = 125 °C			0.0135	
		V _{GS} = 4.5 V, I _D = 11 A			0.011	
I _{D(ON)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	35			A
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I _S	Maximum Continuous Drain-Source Diode Forward Current				2.1	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.6 A (Note 2)			1.2	V
Notes: 1. R _{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{θJC} is guaranteed by design while R _{θCA} is determined by the user's board design. $P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)}$ Typical R _{θJA} for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment: <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>1a</p> <p>a. 50°C/W when mounted on a package size 2oz copper pad.</p> </div> <div style="text-align: center;">  <p>1b</p> <p>b. 83°C/W when mounted on a 2oz minimum copper pad.</p> </div> </div> <p>Scale 1 : 1 on letter size paper</p> <p>2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.</p>						