

## **General Description**

The MAX9394/MAX9395 consist of a 2:1 multiplexer and a 1:2 demultiplexer with loopback. The multiplexer section (channel B) accepts two low-voltage differential signaling (LVDS) inputs and generates a single LVDS output. The demultiplexer section (channel A) accepts a single LVDS input and generates two parallel LVDS outputs. The MAX9394/MAX9395 feature a loopback mode that connects the input of channel A to the output of channel B and connects the selected input of channel B to the outputs of channel A.

Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B (BSEL), and the other two for loopback control of channels A and B (LB\_SELA and LB\_SELB). Independent enable inputs for each differential output pair provide additional flexibility.

Fail-safe circuitry forces the outputs to a differential low condition for undriven inputs or when the common-mode voltage exceeds the specified range. The MAX9394 provides high-level input fail-safe detection for HSTL, LVDS, and other GND-referenced differential inputs. The MAX9395 provides low-level fail-safe detection for CML, LVPECL, and other VCC-referenced differential inputs.

Ultra low 91ps<sub>P-P</sub> (max) pseudorandom bit sequence (PRBS) jitter ensures reliable communications in high-speed links that are highly sensitive to timing error, especially those incorporating clock-and-data recovery, or serializers and deserializers. The high-speed switching performance guarantees 1.5GHz operation and less than 87ps (max) skew between channels.

LVDS inputs and outputs are compatible with the TIA/EIA-644 LVDS standard. The LVDS outputs drive  $100\Omega$  loads. The MAX9394/MAX9395 are offered in 32-pin TQFP and 28-pin thin QFN packages and operate over the extended temperature range (-40°C to +85°C).

### **Applications**

High-Speed Telecom/Datacom Equipment Central Office Backplane Clock Distribution

**DSLAM** 

**Protection Switching** 

Fault-Tolerant Systems

Pin Configurations and Functional Diagram appear at end of data sheet.

### Features


- Guaranteed 1.5GHz Operation with 250mV Differential Output Swing
- **♦ Simultaneous Loopback Control**
- ♦ 2ps(RMS) (max) Random Jitter
- AC Specifications Guaranteed for 150mV Differential Input
- Signal Inputs Accept Any Differential Signaling Standard
- ♦ LVDS Outputs for Clock or High-Speed Data
- ♦ High-Level Input Fail-Safe Detection (MAX9394)
- **♦** Low-Level Input Fail-Safe Detection (MAX9395)
- ♦ +3.0V to +3.6V Supply Voltage Range
- ♦ LVCMOS/LVTTL Logic Inputs

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9394EHJ	-40°C to +85°C	32 TQFP
MAX9394ETI*	-40°C to +85°C	28 Thin QFN
MAX9395EHJ	-40°C to +85°C	32 TQFP
MAX9395ETI*	-40°C to +85°C	28 Thin QFN

<sup>\*</sup>Future product—contact factory for availability.

## Typical Operating Circuit



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.3V to +4.1V
IN, ĪN, OUT, OUT, EN, _SEL, LB_SEL_
to GND0.3V to (V <sub>CC</sub> + 0.3V)
IN_ to IN_ =±3V
Short-Circuit Duration (OUT, OUT)Continuous
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
32-Pin TQFP (derate 13.1mW/°C above +70°C)1047mW
28-Pin 5mm x 5mm Thin QFN
(derate 20.8mW/°C above +70°C)1667mW
Junction-to-Ambient Thermal Resistance in Still Air
32-Pin TQFP+76.4°C/W
28-Pin 5mm x 5mm Thin QFN+48°C/W

Junction-to-Case Thermal Resistance	
28-Pin 5mm x 5mm Thin QFN	+2°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection (Human Body Model)	
(IN, ĪN, OUT, OUT, EN	_, SEL_, LB_SEL_)±2kV
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100 \Omega \pm 1\%, EN_L = V_{CC}, V_{CM} = +0.05 \text{V to } (V_{CC} - 0.6 \text{V}) \text{ (MAX9394)}, V_{CM} = +0.06 \text{V to } (V_{CC} - 0.05 \text{V}) \text{ (MAX9395)}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3 \text{V}, |V_{ID}| = 0.2 \text{V}, |V_{CM}| = +1.2 \text{V}, |V_{CM}| = +25 ^{\circ}\text{C}.) \text{ (Notes 1, 2, and 3)}$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
LVCMOS/LVTTL INPUTS (EN,	BSEL, LB_S	EL_)					
Input High Voltage	VIH			2.0		Vcc	V
Input Low Voltage	V <sub>IL</sub>			0		0.8	V
Input High Current	lін	$V_{IN} = +2.0V \text{ to}$	Vcc	0		20	μΑ
Input Low Current	I <sub>I</sub> L	$V_{IN} = 0V \text{ to } +0$	.8V	0		10	μΑ
DIFFERENTIAL INPUTS (IN $\_$ , $\overline{\text{IN}}$	Ī)						
Differential Input Voltage	$V_{ID}$	V <sub>ILD</sub> ≥ 0V and	V <sub>IHD</sub> ≤ V <sub>CC</sub> , Figure 1	0.1		3.0	V
Input Common-Mode Range	Vou	MAX9394		0.05		V <sub>CC</sub> - 0.6	V
Input Common-wode hange	VCM	MAX9395		0.6		V <sub>CC</sub> - 0.05	V
Input Current	I <sub>IN</sub> ,	MAX9394	IV <sub>ID</sub>   <u>&lt;</u> 3.0V	-75		10	l l
Input Current	IīN	MAX9395	IV <sub>ID</sub> I <u>&lt;</u> 3.0V	-10		100	μA
LVDS OUTPUTS (OUT, OUT	_)						
Differential Output Voltage	V <sub>OD</sub>	$R_L = 100\Omega$ , Fig	gure 2	250	350	450	mV
Change in Magnitude of V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figure 2			1.0	50	mV
Offset Common-Mode Voltage	Vos	Figure 2		1.125	1.25	1.375	V
Change in Magnitude of VOS Between Complementary Output States	ΔV <sub>OS</sub>	Figure 2			1.0	50	mV

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100 \Omega \pm 1\%, EN_{\_} = V_{CC}, V_{CM} = +0.05 \text{V to } (V_{CC} - 0.6 \text{V}) \text{ (MAX9394)}, V_{CM} = +0.06 \text{V to } (V_{CC} - 0.05 \text{V}) \text{ (MAX9395)}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3 \text{V}, |V_{ID}| = 0.2 \text{V}, V_{CM} = +1.2 \text{V}, T_A = +25 ^{\circ}\text{C}.) \text{ (Notes 1, 2, and 3)}$ 

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
Output Short-Circuit Current		V <sub>ID</sub> = ±100mV	V <sub>OUT</sub> or V <sub>OUT</sub> = 0V		30	40	
(Output(s) Shorted to GND)	II <sub>OS</sub> I	(Note 4)	V <sub>OUT</sub> = V <del>OUT</del> = 0V		17	24	mA
Output Short-Circuit Current (Outputs Shorted Together)	II <sub>OSB</sub> I	$V_{ID} = \pm 100 \text{mV}, V_{O}$	UT = V <del>OUT</del> (Note 4)		5	12	mA
SUPPLY CURRENT							
		$R_L = 100\Omega$ , $EN_{\_}$	= VCC		53	65	
Supply Current	Icc	R <sub>L</sub> = 100Ω, EN 670MHz (1.34Gbp	= V <sub>CC</sub> , switching at os)		53	65	mA

#### **AC ELECTRICAL CHARACTERISTICS**

 $\begin{array}{l} (\text{V}_{CC} = +3.0 \text{V to } +3.6 \text{V}, \ f_{\text{IN}} < 1.34 \text{GHz}, \ t_{\text{R}_{\text{IN}}} = t_{\text{F}_{\text{IN}}} = 125 \text{ps}, \ R_{\text{L}} = 100 \Omega \ \pm 1\%, \ |\text{V}_{\text{ID}}| \geq 150 \text{mV}, \ V_{\text{CM}} = +0.075 \text{V to } (\text{V}_{\text{CC}} - 0.6 \text{V}) \\ (\text{MAX9394 only}), \ V_{\text{CM}} = +0.6 \text{V to } (\text{V}_{\text{CC}} - 0.075 \text{V}) \\ (\text{MAX9395 only}), \ EN_{\text{L}} = V_{\text{CC}}, \ T_{\text{A}} = -40 ^{\circ} \text{C} \ \text{to } +85 ^{\circ} \text{C}, \ \text{unless otherwise noted}. \\ \text{Typical values are at V}_{\text{CC}} = +3.3 \text{V}, \ |\text{V}_{\text{ID}}| = 0.2 \text{V}, \ V_{\text{CM}} = +1.2 \text{V}, \ f_{\text{IN}} = 1.34 \text{GHz}, \ T_{\text{A}} = +25 ^{\circ} \text{C}.) \\ \text{(Note 5)} \end{array}$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SEL to Switched Output	tswitch	Figure 3			1.1	ns
Disable Time to Differential Output Low	<sup>†</sup> PHD	Figure 4			1.7	ns
Enable Time to Differential Output High	tPDH	Figure 4			1.7	ns
Switching Frequency	fMAX	V <sub>OD</sub> ≥ 250mV	1.5	2.2		GHz
Low-to-High Propagation Delay	tplH	Figures 1, 5	340	567	720	ps
High-to-Low Propagation Delay	tphL	Figures 1, 5	340	562	720	ps
Pulse Skew ItpLH - tpHLI	tskew	Figures 1, 5 (Note 6)		12.4	86	ps
Output Channel-to-Channel Skew	tccs	Figure 6 (Note 7)		16	87	ps
Output Low-to-High Transition Time (20% to 80%)	t <sub>R</sub>	f <sub>IN</sub> = 100MHz, Figures 1, 5	112	154	187	ps
Output High-to-Low Transition Time (80% to 20%)	t <sub>F</sub>	f <sub>IN</sub> = 100MHz, Figures 1, 5	112	152	187	ps
Added Random Jitter	t <sub>RJ</sub>	f <sub>IN</sub> = 1.34GHz, clock pattern (Note 8)		•	2	ps(RMS)
Added Deterministic Jitter	t <sub>DJ</sub>	1.34Gbps, 2 <sup>23</sup> - 1 PRBS (Note 8)		60	91	psp-p


- Note 1: Measurements obtained with the device in thermal equilibrium. All voltages referenced to GND except VID, VOD, and  $\Delta$ VOD.
- Note 2: Current into the device defined as positive. Current out of the device defined as negative.
- Note 3: DC parameters production tested at  $T_A = +25$ °C and guaranteed by design and characterization for  $T_A = -40$ °C to +85°C.
- Note 4: Current through either output.
- Note 5: Guaranteed by design and characterization. Limits set at ±6 sigma.
- Note 6: t<sub>SKEW</sub> is the magnitude difference of differential propagation delays for the same output over the same condtions. t<sub>SKEW</sub> = lt<sub>PHL</sub> t<sub>PLH</sub>l.
- Note 7: Measured between outputs of the same device at the signal crossing points for a same-edge transition under the same conditions. Does not apply to loopback mode.
- Note 8: Device jitter added to the differential input signal.





## **Typical Operating Characteristics**


 $(V_{CC} = +3.3V, |V_{ID}| = 0.2V, V_{CM} = +1.2V, T_A = +25^{\circ}C, f_{IN} = 1.34GHz, Figure 5.)$ 




















## Pin Description

Pi	N		
TQFP	QFN	NAME	FUNCTION
1, 2, 3, 30, 31, 32	1, 2, 28	N.C.	No Connection. Not internally connected.
4, 9, 20, 25	3, 8, 18, 23	GND	Ground
5	4	ENB	Channel B Output Enable. Drive ENB high to enable the LVDS outputs for channel B. An internal $435 k\Omega$ resistor to GND pulls ENB low when unconnected.
6	5	OUTB	Channel B LVDS Noninverting Output. Connect a $100\Omega$ termination resistor between OUTB and $\overline{\text{OUTB}}$ at the receiver inputs to ensure proper operation.
7	6	OUTB	Channel B LVDS Inverting Output. Connect a $100\Omega$ termination resistor between OUTB and $\overline{\text{OUTB}}$ at the receiver inputs to ensure proper operation.
8, 13, 24, 29	7, 22, 27	Vcc	Power-Supply Input. Bypass each $V_{CC}$ to GND with a $0.1\mu F$ and $0.01\mu F$ ceramic capacitor. Install both bypass capacitors as close to the device as possible, with the $0.01\mu F$ capacitor closest to the device.
10	9	ĪNB0	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal 128k $\Omega$ pullup resistor to V <sub>CC</sub> pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
11	10	INB0	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal 128k $\Omega$ pullup resistor to V <sub>CC</sub> pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
12	11	LB_SELB	Loopback Select for Channel B Output. Connect LB_SELB to GND or leave unconnected to reproduce the INB_ ( $\overline{\text{INB}}$ ) differential inputs at OUTB ( $\overline{\text{OUTB}}$ ). Connect LB_SELB to V <sub>CC</sub> to loop back the INA ( $\overline{\text{INA}}$ ) differential inputs to OUTB ( $\overline{\text{OUTB}}$ ). An internal 435k $\Omega$ resistor to GND pulls LB_SELB low when unconnected.
14	12	ĪNB1	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal 128k $\Omega$ pullup resistor to V <sub>CC</sub> pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
15	13	INB1	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal 128k $\Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
16	14	BSEL	Channel B Multiplexer Control Input. Selects the differential input to reproduce at the B channel differential output. Connect BSEL to GND or leave unconnected to select the INB0 ( $\overline{\text{INB0}}$ ) set of inputs. Connect BSEL to V <sub>CC</sub> to select the INB1 ( $\overline{\text{INB1}}$ ) set of inputs. An internal 435k $\Omega$ resistor to GND pulls BSEL low when unconnected.
17	15	ENA1	Channel A1 Output Enable. Drive ENA1 high to enable the A1 LVDS outputs. An internal 435k $\Omega$ resistor to GND pulls the ENA1 low when unconnected.
18	16	OUTA1	Channel A1 LVDS Inverting Output. Connect a $100\Omega$ termination resistor between OUTA1 and $\overline{\text{OUTA1}}$ at the receiver inputs to ensure proper operation.
19	17	OUTA1	Channel A1 LVDS Noninverting Output. Connect a $100\Omega$ termination resistor between OUTA1 and $\overline{\text{OUTA1}}$ at the receiver inputs to ensure proper operation.

## Pin Description (continued)

F	PIN	NAME	FUNCTION
TQFP	QFN	NAME	FUNCTION
21	19	ENAO	Channel A0 Output Enable. Drive ENA0 high to enable the A0 LVDS outputs. An internal 435k $\Omega$ resistor to GND pulls ENA0 low when unconnected.
22	20	OUTA0	Channel A0 LVDS Inverting Output. Connect a $100\Omega$ termination resistor between OUTA0 and $\overline{\text{OUTA0}}$ at the receiver inputs to ensure proper operation.
23	21	OUTA0	Channel A0 LVDS Noninverting Output. Connect a $100\Omega$ termination resistor between OUTA0 and $\overline{\text{OUTA0}}$ at the receiver inputs to ensure proper operation.
26	24	INA	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Noninverting Input. An internal 128k $\Omega$ pullup resistor to V <sub>CC</sub> pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
27	25	ĪNĀ	LVDS/HSTL (MAX9394) or LVPECL/CML (MAX9395) Inverting Input. An internal 128k $\Omega$ pullup resistor to VCC pulls the input high when unconnected (MAX9394). An internal 68k $\Omega$ resistor to GND pulls the input low when unconnected (MAX9395).
28	26	LB_SELA	Loopback Select for Channel A Output. Connect LB_SELA to GND or leave unconnected to reproduce the INA ( $\overline{\text{INA}}$ ) differential inputs at OUTA_( $\overline{\text{OUTA}}$ ). Connect LB_SELA to V <sub>CC</sub> to loop back the INB_( $\overline{\text{INB}}$ ) differential inputs to OUTA_( $\overline{\text{OUTA}}$ ). An internal 435k $\Omega$ resistor to GND pulls LB_SELA low when unconnected.
_	_	EP	Exposed Paddle. Connect to GND for optimal thermal and EMI characteristics.

## **Detailed Description**

The LVDS interface standard provides a signaling method for point-to-point communication over a controlled-impedance medium as defined by the ANSI TIA/EIA-644 standard. LVDS utilizes a lower voltage swing than other communication standards, achieving higher data rates with reduced power consumption, while reducing EMI emissions and system susceptibility to noise.

The MAX9394/MAX9395 high-speed, low-power 2:1 multiplexers and 1:2 demultiplexers with loopback provide signal redundancy switching in telecom and storage applications. These devices select one of two remote signal sources for local input and buffer a single local output signal to two remote receivers.

The multiplexer section (channel B) accepts two differential inputs and generates a single LVDS output. The demultiplexer section (channel A) accepts a single differential input and generates two parallel LVDS outputs. The MAX9394/MAX9395 feature a loopback mode that connects the input of channel A to the output of channel B and connects the selected input of channel B to the outputs of channel A. LB\_SELA and LB\_SELB provide independent loopback control for each channel.

Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B (BSEL), and the other two for loopback control of channels A and B (LB\_SELA and LB\_SELB). Independent enable inputs for each differential output pair provide additional flexibility.

#### Input Fail-Safe

The differential inputs of the MAX9394/MAX9395 possess internal fail-safe protection. Fail-safe circuitry forces the outputs to a differential-low condition for undriven inputs or when the common-mode voltage exceeds the specified range. The MAX9394 provides high-level input fail-safe detection for LVDS, HSTL, and other GND-referenced differential inputs. The MAX9395 provides low-level input fail-safe detection for LVPECL, CML, and other VCC-referenced differential inputs.

#### Select Function

BSEL selects the differential input pair to transmit through OUTB (OUTB) for LB\_SELB = GND or through OUTA\_ (OUTA\_) for LB\_SELA = VCC. LB\_SEL\_ controls the loopback function for each channel. Connect LB\_SEL\_ to GND to select the normal inputs for each channel. Connect LB\_SEL\_ to VCC to enable the loop-

back function. The loopback function routes the input of channel A to the output of channel B, and the inputs of channel B to the outputs of channel A. See Tables 1 and 2 for a summary of the input/output routing between channels.

#### **Enable Function**

The EN\_ logic inputs enable and disable each set of differential outputs. Connect EN\_ 0 to VCC to enable the OUT\_0/OUT\_0 differential output pair. Connect EN\_0 to GND to disable the OUT\_0/OUT\_0 differential output pair. The differential output pairs assert to a differential low condition when disabled.

## **Applications Information**

#### **Differential Inputs**

The MAX9394/MAX9395 inputs accept any differential signaling standard within the specified common-mode voltage range. The fail-safe feature detects common-mode input signal levels and generates a differential output low condition for undriven inputs or when the common-mode voltage exceeds the specified range ( $V_{CM} \ge V_{CC} - 0.6V$ , MAX9394;  $V_{CM} \le 0.6V$ , MAX9395). Leave unused inputs unconnected or connect to  $V_{CC}$  for the MAX9394 or to GND for the MAX9395.

#### **Power-Supply Bypassing**

Bypass each  $V_{CC}$  to GND with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.01\mu F$  capacitors in parallel as close to the device as possible. Install the  $0.01\mu F$  capacitor closest to the device.

#### **Differential Traces**

Input and output trace characteristics affect the performance of the MAX9394/MAX9395. Connect each input and output to a  $50\Omega$  characteristic impedance trace. Maintain the distance between differential traces and eliminate sharp corners to avoid discontinuities in differential impedance and maximize common-mode noise immunity. Minimize the number of vias on the differential input and output traces to prevent impedance discontinuities. Reduce reflections by maintaining the  $50\Omega$  characteristic impedance through connectors and across cables. Minimize skew by matching the electrical length of the traces.

#### **Output Termination**

Terminate LVDS outputs with a  $100\Omega$  resistor between the differential outputs at the receiver inputs. LVDS outputs require  $100\Omega$  termination for proper operation.

Ensure that the output currents do not exceed the current limits specified in the *Absolute Maximum Ratings*. Observe the total thermal limits of the MAX9394/MAX9395 under all operating conditions.




Figure 1. Output Transition Time and Propagation Delay Timing Diagram




Figure 2. Test Circuit for VoD and Vos

#### **Cables and Connectors**

Use matched differential impedance for transmission media. Use cables and connectors with matched differential impedance to minimize impedance discontinuities. Avoid the use of unbalanced cables.




Figure 3. Input to Rising/Falling Edge Select and Mux Switch Timing Diagram




Figure 4. Output Active-to-Disable and Disable-to-Active Test Circuit and Timing Diagram

**Table 1. Input Select Truth Table** 

	LOGIC INPUTS		DIFFERENTIAL	OUTPUTS
LB_SELA	LB_SELB	BSEL	OUTA_/OUTA_	OUTB / OUTB
0	0	0	INA selected	INB0 selected
0	0	1	INA selected	INB1 selected
0	1	X	INA selected	INA selected
1	0	0	INB0 selected	INB0 selected
1	0	1	INB1 selected	INB1 selected
1	1	0	INB0 selected	INA selected
1	1	1	INB1 selected	INA selected

X = Don't care.




Figure 5. Output Transition Time, Propagation Delay, and Output Channel-to-Channel Skew Test Circuit

Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects.

#### **Board Layout**

Use a four-layer printed circuit (PC) board providing separate signal, power, and ground planes for high-speed signaling applications. Bypass V<sub>CC</sub> to GND as close to the device as possible. Install termination resistors as close to receiver inputs as possible. Match the electrical length of the differential traces to minimize signal skew.

### **Table 2. Loopback Select Truth Table**

LB_SEL_	OUT
GND or open	Normal inputs selected.
Vcc	Loopback inputs selected.






Figure 6. Output Channel-to-Channel Skew

## **Functional Diagram**



## Pin Configurations




**Chip Information** 

**TRANSISTOR COUNT: 1565** 

PROCESS: Bipolar

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)





				CC	OMMO	DIME	NSIO	NS						E	XPOS	SED P	AD V	ARIAT	IONS	5
PKG.		16L 5x5			20L 5x5			28L 5x5			32L 5x5			PKG.		D2			E2	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		T1655-1	3.00	3.10		3.00	3.10	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T2055-2	3.00		3.20		3.10	
A3		0.20 REF			0.20 REF			0.20 REI	F.		0.20 REF	τ. Π		T2855-1	3.15	3.25		3.15		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30		T2855-2	2.60		2.80		2.70	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10		T3255-2	3.00	3.10	3.20	3.00	3.10	3.20
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10								
		0.80 BSC	3.	_	0.65 BS	3.	_	0.50 BS	C.		0.50 BS	3.								
k	0.25	-	-	0.25	-	-	0.25	-	ļ -	0.25	-	-								
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50								
N		16			20			28			32									
ND		4			5			7			8									
		4																		
NE JEDEC		WHHB			5 WHHC			7 WHHD	-1		8 WHHD	-2								
JEDEC  JEDEC		WHHB			WHHC			WHHD	-1			-2								
JEDEC  OTES:  1. DIME		WHHB			WHHC			-1994.	-1			-2								
DTES: 1. DIME: 2. ALL D	IMENSIC	WHHB	IN MILLI	METERS	WHHC			-1994.	-1			-2								
DTES: 1. DIME: 2. ALL D 3. N IS T	MENSION TOTAL	WHHB	IN MILLI ER OF T	METERS ERMINA	WHHC	S ARE IN	N DEGF	WHHD- -1994. REES.			WHHD									
DTES: 1. DIME: 2. ALL D 3. NIS THE T SPP-0	IMENSION HE TOTA ERMINA 112. DET	IG & TOLE DNS ARE AL NUMB JL #1 IDEI TAILS OF	IN MILLI ER OF T NTIFIER TERMIN	METERS ERMINA AND TEI AL #1 ID	WHHC  FORM TO  B. ANGLE  LIS.  RMINAL I  ENTIFIER	S ARE IN	N DEGR	WHHD:	ION SHA	LOCA	WHHD	O JESD 9:	5-1							
DTES: 1. DIME: 2. ALL D 3. N IS T 4. THE T SPP-C ZONE 5. DIME:	MENSIO HE TOTA ERMINA 112. DET INDICA	IG & TOLE DNS ARE AL NUMB AL #1 IDEI TALS OF TED. THE APPLIES	IN MILLI ER OF T NTIFIER TERMIN TERMIN	METERS ERMINA AND TEI AL #1 ID IAL #1 IE	WHHC  FORM TO S. ANGLE LLS.  RMINAL I  ENTIFIER DENTIFIE	S ARE IN NUMBER R ARE OF R MAY B	N DEGR RING CO PTIONA BE EITH	WHHD: -1994. REES. DNVENTIAL, BUT MER A MC	ION SHA MUST B DLD OR	MARKE	WHHD  IFORM TO  IED WITH  D FEATU	O JESD 9: HIN THE RE.								
DTES: 1. DIMEI 2. ALL DI 3. NIS T THE T SPP-C ZONE DIMEI	IMENSIONE TOTAL TERMINA 112. DET INDICAT NSION 6	IG & TOLE ONS ARE AL NUMB AL #1 IDEI TAILS OF TED. THE APPLIES NAL TIP.	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 IE	FORM TO S. ANGLE ILS. RMINAL I ENTIFIED DENTIFIED	S ARE IN NUMBER R ARE OI R MAY E	N DEGR RING CO PTIONA BE EITH	WHHD1994. REES. DNVENTIAL, BUT MER A MO	ION SHA MUST BI DLD OR BETWE	E LOCAT MARKE EN 0.25	WHHD  IFORM TO  IFED WITH  D FEATU  I mm AND	O JESD 9: HIN THE RE.								
DTES: 1. DIMEI 2. ALL DI 3. NIS T THE T SPP-C ZONE DIMEI	IMENSIC THE TOTA TERMINA 012. DET INDICAT NSION 6 INTERMIN	IG & TOLE ONS ARE AL NUMB I AILS OF TED. THE APPLIES NAL TIP. EFFER TO	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 IE FALLIZEE MBER C	WHHC  FORM TO  A ANGLE  LLS.  RMINAL I  ENTIFIE  DENTIFIE  DETERMIN	S ARE IN NUMBER R ARE OF R MAY E NAL AND	N DEGR N DEGR N DEGREE N EACH N EACH	WHHD1994. REES. DNVENTIAL, BUT MER A MO	ION SHA MUST BI DLD OR BETWE	E LOCAT MARKE EN 0.25	WHHD  IFORM TO  IFED WITH  D FEATU  I mm AND	O JESD 9: HIN THE RE.								114
DTES: 1. DIMEI 2. ALL D 3. N IS T 4. THE T SPP-C ZONE 6. ND AF 7. DEPC	IMENSIC THE TOTA TERMINA 112. DET I INDICA NSION 6 I TERMIN ND NE RI	IG & TOLE ONS ARE AL NUMB I AILS OF TED. THE APPLIES NAL TIP. EFFER TO	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 IE FALLIZEE MBER C N A SYM	WHHC  FORM TO  A ANGLE  LLS.  RMINAL I  ENTIFIED  DENTIFIED  DENTIFIED  TERMIN  METRIC	S ARE IN NUMBER R ARE OF R MAY E NAL AND NALS OF AL FASH	N DEGR RING CO PTIONA BE EITH IS ME N EACH HION.	WHHD  -1994. REES.  DNVENTI AL, BUT N HER A MC ASURED  H D AND I	ION SHA MUST BI DLD OR BETWE E SIDE I	E LOCAT MARKE EN 0.25 RESPEC	WHHD  IFORM TO  IFED WITH  D FEATU  I mm ANE	O JESD 9: HIN THE RE.			<u> </u>		1>	< I		<u>'V</u>
DTES: 1. DIMEI 2. ALL D 3. N IS T 4. THE T SPP-C ZONE 6. ND AF 7. DEPC	IMENSIC HE TOTA ERMINA 112. DET INDICA NSION 6 I TERMIN ND NE RI PULATIC ANARIT	G & TOLE ONS ARE AL NUMB AL #1 IDEI AILS OF TED. THE APPLIES NAL TIP. EFER TO ON IS PO Y APPLIE	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 IE FALLIZEE MBER C N A SYN E EXPO:	FORM TO S. ANGLE JLS. RMINAL I ENTIFIEE D TERMIN OF TERMIN MMETRIC SED HEA	S ARE IN NUMBER R ARE OF R MAY E NAL AND NALS OF AL FASH	N DEGR RING CO PTIONA BE EITH IS ME N EACH HION.	WHHD  -1994. REES.  DNVENTI AL, BUT N HER A MC ASURED  H D AND I	ION SHA MUST BI DLD OR BETWE E SIDE I	E LOCAT MARKE EN 0.25 RESPEC	WHHD  IFORM TO  IFED WITH  D FEATU  I mm ANE	O JESD 9: HIN THE RE.		PROPRIET TITLE:	ARY INFOR	MATION		<b>(</b>		<b>'</b>

21-0140

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.