




9-Bit Odd/Even Parity Generator/Checker

ELECTRICALLY TESTED PER:
MIL-M-38510/34901

The 54F280 is a high-speed parity generator/checker that accepts nine bits of data and detects whether an even or an odd number of these inputs is HIGH. If the number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Military 54F280



AVAILABLE AS:

- 1) JAN: JM38510/34901BXA
- 2) SMD: N/A
- 3) 883: 54F280/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 632-08	FLATS 717-04	LCC 756A-02	BURN-IN (COND. A)
I ₆	1	1	2	VCC
I ₇	2	2	3	VCC
NC	3	3	4	OPEN
I ₈	4	4	6	VCC
Σ _E	5	5	8	OPEN
Σ _O	6	6	9	OPEN
GND	7	7	10	GND
I ₀	8	8	12	VCC
I ₁	9	9	13	VCC
I ₂	10	10	14	VCC
I ₃	11	11	16	VCC
I ₄	12	12	18	VCC
I ₅	13	13	19	VCC
VCC	14	14	20	VCC


BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE




Number of High Inputs I ₀ -I ₈	Outputs	
	Σ Even	Σ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

54F280

CONNECTION DIAGRAM



AC TEST CIRCUIT



NOTES:

1. Input pulse has the following characteristics:
 $t_r = t_f \leq 2.5 \text{ ns}$, $\text{PRR} \leq 1.0 \text{ MHz}$, $Z_{\text{OUT}} \approx 50 \Omega$.
2. $C_L = 50 \text{ pF} \pm 10\%$, including scope probe, wiring and stray capacitance without package in test fixture.
3. $R_L = 500 \Omega \pm 5.0\%$.
4. Voltage measurements are to be made with respect to network ground terminal.
5. Terminal conditions (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.8 \text{ V}$, or open).

54F280

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = –1.0 mA, V _{IN} = 0.8 V (all inputs) or V _{IN} = 0.8 V, (pins 6, 10, 11) = 2.0 V.
V _{OL}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IN} = 0.8 V or 2.0 V (all inputs).
V _{IC}	Input Clamping Voltage		– 1.2					V	V _{CC} = 4.5 V, I _{IN} = –18 mA, other inputs are open.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH}	Logical "0" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.
I _{OS}	Output Short Circuit Current	–60	–150	–60	–150	–60	–150	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (pins 4, 10, 13), V _{IN} = 0 V (all inputs), V _{OUT} = 0 V.
I _{OD}	Diode Current	60		60		60		mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (pins 4, 10, 13), or V _{IN} = 0 V (all inputs), V _{OUT} = 2.5 V.
I _{IL}	Logical "0" Input Current	–0.03	–0.6	–0.03	–0.6	–0.03	–0.6	mA	V _{CC} = 5.5 V, V _{IL} = 0.5 V, other inputs are open.
I _{CC}	Power Supply Current		40		40		40	mA	V _{CC} = 5.5 V, V _{IN} = 0 V (all inputs).
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at) V _{CC} = 5.5 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.

4

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output I _N to Σ _E or Σ _O	1.5	16	1.0	21	1.0	21	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH1}	Propagation Delay /Data-Output I _N to Σ _E or Σ _O	1.5	15	1.0	20	1.0	20	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.