



ELECTRICALLY TESTED PER:
MIL-M-38510/34105

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus Oriented Applications

The diagram shows a 74161 4-bit binary counter configured as an 8-bit shift register. It has 8 data inputs (D₇ to D₀) and 8 outputs (Q₇ to Q₀). The clock input (CP) is inverted and connected to the clock of all flip-flops. The output enable input (OE) is inverted and connected to the master-slave clock input of all flip-flops. The D inputs are connected to the Q outputs of the previous stage (Q₇ to Q₆, Q₆ to Q₅, etc.). Each flip-flop has a Q-bar output that is inverted to produce the final Q output.

**THE LETTER "M" APPEARS
BEFORE THE / ON LCC.**

FUNCT.	DIL. 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
OE	1	1	1	VCC
Q0	2	2	2	OPEN
D0	3	3	3	VCC
D1	4	4	4	VCC
Q1	5	5	5	OPEN
Q2	6	6	6	OPEN
D2	7	7	7	VCC
D3	8	8	8	VCC
Q3	9	9	9	OPEN
GND	10	10	10	GND
CP	11	11	11	VCC
Q4	12	12	12	OPEN
D4	13	13	13	VCC
D5	14	14	14	VCC
Q5	15	15	15	OPEN
Q6	16	16	16	OPEN
D6	17	17	17	VCC
D7	18	18	18	VCC
Q7	19	19	19	OPEN
VCC	20	20	20	VCC

BURN-IN CONDITIONS:
V_{CC} = 5.0 V MIN/6.0 V MAX

FUNCTIONAL DESCRIPTION


The 'F374 contains eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the

LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{OE}$) LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{OE}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.


TRUTH TABLE			
Inputs		Outputs	
D_n	CP	OE	Q_n
H		L	H
L		L	L
X	X	H	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance


CONNECTION DIAGRAM



AC TEST CIRCUIT



Test Type	S1
t_{PLH}	open
t_{PHL}	open
t_{PHZ}	open
t_{PZH}	open
t_{PLZ}	closed
t_{PZL}	closed




REFERENCE NOTES ON PAGE 4-170

MOTOROLA MILITARY FAST/LS/TTL DATA

4-167

WAVEFORMS



Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical “1” Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = –1.0 mA, OE = 0.8 V, CP = (See Note 6), V _{IH} = 2.0 V.
V _{OL}	Logical “0” Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IL} = 0.8 V, (all inputs), CP = (See Note 6).
V _{IC}	Input Clamping Voltage		–1.2					V	V _{CC} = 4.5 V, I _{IN} = –18 mA, other inputs are open.
I _{IH}	Logical “1” Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH}	Logical “1” Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.
I _{OD}	Diode Current	35		35		35		mA	V _{CC} = 4.5 V, V _{IN} = 5.5 V (all inputs), CP = (See Note 6), V _{OUT} = 2.5 V.
I _{IL}	Logical “0” Input Current	–0.03	–0.6	–0.03	–0.6	–0.03	–0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open.
I _{OS}	Output Short Circuit Current	–60	–150	–60	–150	–60	–150	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (other inputs open) V _{OUT} = 0.0 V, CP = (See Note 6).
I _{IOZH}	Output Off Current High		50		50		50	μA	V _{CC} = 5.5 V, V _{IN} = 0 V (other inputs open), V _{OUT} = 2.7 V, OE = 2.0 V.
I _{IOZL}	Output Off Current Low		–50		–50		–50	μA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (other inputs open), V _{OUT} = 0.5 V, OE = 2.0 V.
I _{CCZ}	Power Supply Current Off		86		86		86	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (all inputs).
V _{IH}	Logical “1” Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical “0” Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at) V _{CC} = 5.5 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.

54F374

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output CP to Q _n	3.0	8.5	3.0	11	3.0	11	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
t _{PLH1}	Propagation Delay /Data-Output CP to Q _n	3.0	8.5	3.0	10.5	3.0	10.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
t _{PLZ1}	Propagation Delay /Data-Output Output <u>Low-High</u>	1.5	6.5	1.5	7.5	1.5	7.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
t _{PHZ1}	Propagation Delay /Data-Output Output <u>High-Low</u>	1.5	7.5	1.5	8.0	1.5	8.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
t _{PZL1}	Propagation Delay /Data-Output Output <u>Low-High</u>	2.0	7.5	2.0	10	2.0	10	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
t _{PZH1}	Propagation Delay /Data-Output Output <u>High-Low</u>	2.0	11.5	2.0	14	2.0	14	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.
f _{MAX}	Maximum Clock Frequency	80		60		60		MHz	V _{CC} = 5.0 V, C _L = 50 pF, (See Note 8).
t _s (H)	Setup Time, HIGH D _n to CP	2.5		2.5		2.5		ns	V _{CC} = 5.0 V, C _L = 50 pF, (See Note 7).
t _s (L)	Setup Time, LOW D _n to CP	2.0		2.0		2.0		ns	V _{CC} = 5.0 V, C _L = 50 pF, (See Note 7).
t _h (H)	Hold Time, HIGH D _n to CP	2.0		2.0		2.0		ns	V _{CC} = 5.0 V, C _L = 50 pF, (See Note 7).
t _h (L)	Hold Time, LOW D _n to CP	2.5		2.5		2.5		ns	V _{CC} = 5.0 V, C _L = 50 pF, (See Note 7).

NOTES:

1. V_{IN} = Input pulse has the following characteristics: t_r = t_f ≤ 2.5 ns, PRR ≤ 1.0 MHz.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. C_L = 50 pF ± 10% including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. R₁ = R₂ = 499 Ω ± 5.0%.
6. Apply all voltages, then apply 3.0 V, 0V, 3.0 V to CP, then make measurement.
7. This is for information only, no test required.
8. f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be 1/2 the input frequency.