

## Quad 2-Input Data Selector/Multiplexer With 3-State Outputs


ELECTRICALLY TESTED PER:

MIL-M-38910/33906

The 54F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with HIGH on the common Output Enable ( $\bar{OE}$ ) input, allowing the outputs to interface directly with the bus oriented systems.

- Multiplexer Expansion By Tying Outputs Together
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High-Speed Termination Effects

LOGIC DIAGRAM



**Military 54F257**



AVAILABLE AS:

- 1) JAN: JM38510/33906BXA
- 2) SMD: N/A
- 3) 883: 54F257/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

4

PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
S	1	1	2	V <sub>CC</sub>
I <sub>0a</sub>	2	2	3	V <sub>CC</sub>
I <sub>1a</sub>	3	3	4	V <sub>CC</sub>
Z <sub>a</sub>	4	4	5	OPEN
I <sub>0b</sub>	5	5	7	V <sub>CC</sub>
I <sub>1b</sub>	6	6	8	V <sub>CC</sub>
Z <sub>b</sub>	7	7	9	OPEN
GND	8	8	10	GND
Z <sub>d</sub>	9	9	12	OPEN
I <sub>1d</sub>	10	10	13	V <sub>CC</sub>
I <sub>0d</sub>	11	11	14	V <sub>CC</sub>
Z <sub>c</sub>	12	12	15	OPEN
I <sub>1c</sub>	13	13	17	V <sub>CC</sub>
I <sub>0c</sub>	14	14	18	V <sub>CC</sub>
OE	15	15	19	V <sub>CC</sub>
V <sub>CC</sub>	16	16	20	V <sub>CC</sub>

BURN-IN CONDITIONS:  
V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX


## FUNCTIONAL DESCRIPTION

The F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under the control of a Common Data Select input. When the Select input is LOW, the  $I_{0X}$  inputs are selected and when Select is HIGH,  $I_{1X}$  inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:


$$Z_A = \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) \quad Z_B = \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_C = OE \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) \quad Z_D = OE \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

When the Output Enable input ( $OE$ ) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.



Test Type	S1
tPLH	open
tPHL	open
tPHZ	open
tPZH	open
tPLZ	closed
tPZL	closed



TRUTH TABLE				
Output Enable	Select Input	Data Inputs		Output
$\overline{OE}$	S	$I_0$	$I_1$	Z
H	X	X	X	(Z)
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

## NOTES:

1.  $V_{IN}$  = input pulse and has the following characteristics:  
 $PRR \leq 1.0 \text{ MHz}$ ,  $t_r = t_f \leq 2.5 \text{ ns}$ ,  $Z_{OUT} \approx 50 \Omega$ .
2. Terminal conditions (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.8 \text{ V}$ , or open).
3.  $C_L = 50 \text{ pF} \pm 10\%$ , including scope probe, wiring and stray capacitance without package in test fixture.
4.  $R_1 = R_2 = 499 \Omega \pm 5.0\%$ .
5. Voltage measurements are to be made with respect to network ground terminal.




H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z) = High Impedance

## WAVEFORMS



Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Static Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V <sub>OH</sub>	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3.0 mA, V <sub>IH</sub> = 2.0 V, S = 0.8 V or 2.0 V, V <sub>IL</sub> = 0.8 V, $\overline{OE}$ = 0.8 V, other inputs are open.		
V <sub>OL</sub>	Logical "0" Output Voltage		0.5		0.5		0.5	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IL</sub> = 0.8 V, S = 0.8 V or 2.0 V, V <sub>IN</sub> = 2.0 V, $\overline{OE}$ = 0.8 V, other inputs are open.		
V <sub>IC</sub>	Input Clamping Voltage		-1.2					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.		
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	$\mu$ A	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open, $\overline{OE}$ = 4.5 V, (2.7 V), S = 4.5 V, 0 V or (2.7 V).		
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	$\mu$ A	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, other inputs are open, $\overline{OE}$ = 4.5 V, (7.0 V), S = 4.5 V, 0 V or (7.0 V).		
I <sub>IL</sub>	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V, other inputs are open, $\overline{OE}$ = 0.5 V, S = 0 V, 4.5 V or (0.5 V).		
I <sub>OD</sub>	Diode Current	35		35		35		mA	V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 2.5 V, S = 0 V, $\overline{OE}$ = 0 V, other inputs are open.		
I <sub>OS</sub>	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, all other inputs are open, V <sub>OUT</sub> = 0 V, S = 0 V, $\overline{OE}$ = 0 V.		
I <sub>OZH</sub>	Output Off Current High		50		50		50	$\mu$ A	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, all other inputs are open, V <sub>OUT</sub> = 2.4 V, S = 4.5 V, $\overline{OE}$ = 2.0 V.		
I <sub>OZL</sub>	Output Off Current Low		-50		-50		-50	$\mu$ A	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 4.5 V, V <sub>IL</sub> = 0 V, V <sub>OUT</sub> = 0.5 V, S = 0 V, $\overline{OE}$ = 2.0 V.		
I <sub>CCH</sub>	Power Supply Current		15		15		15	mA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 4.5 V, V <sub>IL</sub> = 0 V, S = 4.5 V, $\overline{OE}$ = 0 V.		
I <sub>CCL</sub>	Power Supply Current		22		22		22	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (all inputs).		
I <sub>CCZ</sub>	Power Supply Current		23		23		23	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (all inputs), $\overline{OE}$ = 4.5 V.		
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.		
V <sub>IL</sub>	Logical "0" Input Voltage		0.8		0.8		0.8	V	V <sub>CC</sub> = 4.5 V.		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at), V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.4 V.		

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)	
		+ 25°C		+ 125°C		- 55°C				
		Subgroup 9	Subgroup 10	Subgroup 11	Min	Max	Min	Max		
tPHL1	Propagation Delay /Data-Output I <sub>n</sub> to Z <sub>n</sub>	2.0	5.5	1.5	7.0	1.5	7.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPLH1	Propagation Delay /Data-Output I <sub>n</sub> to Z <sub>n</sub>	2.5	5.5	2.0	7.0	2.0	7.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPHL3	Propagation Delay /Data-Output S to Z <sub>n</sub>	2.5	7.0	2.5	9.0	2.5	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPLH3	Propagation Delay /Data-Output S to Z <sub>n</sub>	4.0	9.5	3.5	11.5	3.5	11.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPZH5	Propagation Delay /Data-Output I <sub>n</sub> or S to Z <sub>n</sub>	2.0	6.0	2.0	8.0	2.0	8.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPZL5	Propagation Delay /Data-Output I <sub>n</sub> or S to Z <sub>n</sub>	2.5	7.0	2.5	9.0	2.5	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPHZ5	Propagation Delay /Data-Output I <sub>n</sub> or S to Z <sub>n</sub>	2.0	6.0	2.0	7.0	2.0	7.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	
tPLZ5	Propagation Delay /Data-Output I <sub>n</sub> or S to Z <sub>n</sub>	2.0	6.0	2.0	8.5	2.0	8.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = R <sub>2</sub> = 499 Ω .	