



MOTOROLA

4-Bit Register/With Non-Inverting Outputs


ELECTRICALLY TESTED PER:

MIL-M-38510/35002

Military 54F399



LOGIC DIAGRAM



AVAILABLE AS:

- 1) JAN: 38510/35002BXA
- 2) SMD: N/A
- 3) 883: 54F399/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

4

PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
S	1	1	2	VCC
QA	2	2	3	OPEN
I0A	3	3	4	VCC
I1A	4	4	5	VCC
I0B	5	5	7	VCC
I1B	6	6	8	VCC
I0C	7	7	9	OPEN
I1C	8	8	10	GND
I0D	9	9	12	VCC
I1D	10	10	13	OPEN
QC	11	11	14	VCC
I0C	12	12	15	VCC
I1D	13	13	17	VCC
I0D	14	14	18	VCC
QD	15	15	19	OPEN
VCC	16	16	20	VCC

BURN-IN CONDITIONS:
V_{CC} = 5.0 V MIN/6.0 V MAX

FUNCTION TABLE

Inputs			Output
S	I ₀	I ₁	Q
I	I	X	L
I	h	X	h
h	X	I	L
h	X	h	H

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition


h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

L = LOW Voltage Level


H = HIGH Voltage Level

X = Immaterial


CONNECTION DIAGRAM



TEST CIRCUIT AND WAVEFORM





4



NOTES:

1. Pulse generator has the following characteristics:
 $t_r = t_f \leq 2.5$ ns, PRR ≤ 1.0 MHz, $Z_{OUT} \approx 50 \Omega$.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50 \text{ pF} \pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. $R_L = 500 \Omega \pm 5.0\%$.

TEST CIRCUIT AND WAVEFORM



4

NOTES:

1. Inputs not under test are at 2.7 V or GND as specified in table.
2. $C_L = 50 \text{ pF} \pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
3. $R_L = 500 \Omega \pm 5.0\%$.
4. f_{MAX} output is 1/2 of the input frequency.

