

# M27C64 64K (8K x 8) CHMOS UV ERASABLE PROM

Military

- Fast Access Times: M27C64-20 200 ns M27C64-25 250 ns M27C64-35 350 ns
- CHMOS II-E\* Technology
- **■** Extremely Low Power Consumption
  - 25 mA Maximum Active
  - 140 μA Maximum Standby
- Two-Line Control

- Fast Programming
  - inteligent Programming™ Algorithm
  - Quick-Pulse Programming™ Algorithm
- inteligent Identifier™ Mode
  - Automated Programming Operations
- Compatible With M2764A
- Maximum Latch-Up Immunity
- Military Temperature Range:

-55°C to + 125°C (T<sub>C</sub>)

The Intel M27C64 is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The M27C64 employs advanced CHMOS II-E Circuitry for systems requiring low power, high performance speeds, and immunity to noise.


Several advanced features have been designed into the M27C64 that allow fast and reliable programming-Quick-Pulse Programming™, the inteligent Programming™ Algorithm and the inteligent Identifier™ Mode. Programming equipment that takes advantage of these innovations will electronically identify the M27C64 and then rapidly program it using an efficient programming method.

The M27C64 also offers extremely low power consumption compared to typical 64K EPROMS. The maximum active current is 25 mA while the maximum standby current is only 140 µA. The standby mode lowers power consumption without increasing access time.

Two-line control and JEDEC-approved. 28-pin packaging are standard features of all Intel higher density EPROMs. This ensures easy microprocessor interfacing and minimum design efforts when upgrading, adding or choosing between non-volatile memory alternatives.

The highest degree of protection against latch-up is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins from  $V_{CC} = 0.5V$  to Vcc + 0.5V.

\*HMOS and CHMOS are patented processes of Intel Corporation.



270038-1

A12 A7 A A6 A<sub>5</sub> A5 A4 A4 ٨, A૩ A3 A<sub>2</sub> A<sub>1</sub> A<sub>2</sub> A<sub>2</sub> A<sub>2</sub> A٠ A۱ A<sub>0</sub> Ao Ao ٨o o, 00 00 00 01 02

M2732A M2716

***   ^!2		VCC r Pass			Vcc PGM	V <sub>CC</sub> A <sub>14</sub>
^7 🗆	] s	* 🗖 * C.	Vσc	¥cc	A <sub>13</sub>	A13
4 🗆	. ا	s 15 %	A <sub>B</sub>	A <sub>B</sub>	As	As.
45 □		» <b>—</b> ~	A <sub>0</sub>	Α.	A <sub>0</sub>	۸.
~ □	ļ. :	22 A11	Vpp	A11	An Œ	
^, □	, ,	"Eo≅	Œ	OE Vpp	Œ	A11 Œ
* * * * * * * 8 6	] <b>.</b> .	n <b>6</b> 4m	Ase	A10	A10	A10
A1 [	<b>].</b> :	• <b>a</b>	Œ	A <sub>10</sub>	Œ.	Œ
~ 🗆	10	,a <u>Б</u> - ο <sub>7</sub>	07	D <sub>7</sub>	07	07
~ □	11	ս⊟⊶	O <sub>6</sub>	De	O <sub>6</sub>	∙0∗
ᇬᄆ	12	,7 <b>Б</b> 0s	05	05	05	05
~ -	l		04	04	04	0.
₩ [	],,	"Б»	0,	03	O <sub>3</sub>	03

M2716 M2732A M27128A M2725

270038-2

INTEL "Universal Site"—Compatible EPROM Pin Configurations are shown in the blocks adjacent to the M27C64 pins.

M27C64

# Figure 1. Block Diagram Pin Names

A <sub>0</sub> -A <sub>12</sub>	Addresses						
Œ	Chip Enable						
ŌĒ	Output Enable						
00-07	Outputs						
PGM:	Program						
NC	No Connection						




Figure 2. Pin Configurations

February 1991 Order Number: 270038-003

270038...8

7-23



## ABSOLUTE MAXIMUM RATINGS\*

Case Temperature Under Bias... - 55°C to + 125°C Storage Temperature ..... -65°C to +150°C(1) All Input or Output Voltages with Respect to Ground ...... +7.0V to -2.0V(1)

Voltage on Pin 24 with

Respect to Ground . . . . . . . + 13.5V to -2.0V<sup>(1)</sup>

VPP Supply Voltage with Respect to

Ground During Programming . . + 14V to -2.0V(1)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# **Operating Conditions**

Symbol	Parameter	Min	Max	Units	
T <sub>C</sub>	Case Temperature (Instant On)	55	+ 125	°C	
Vcc	Digital Supply Voltage	4.50	5.50	V	

## READ OPERATION

# D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Notes	Min	Typ(2)	Max	Units	Comments
ILI	Input Load Current			0.01	1	μΑ	$V_{IN} = 5.5V$
ILO	Output Leakage Ourrent			0.01	1	μА	V <sub>OUT</sub> = 5.5V
I <sub>CC</sub> TTL	Operating Current TTL Inputs	3			25, 30	mA	$\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$ $V_{PP} = V_{CC}, 0_{0-7} = 0 \text{ mA}$
I <sub>CC</sub> CMOS	Operating Current	3			10	mA	$\overline{CE} = \overline{OE} = V_{IL}$ $V_{PP} = V_{CC}, 0_{0-7} = 0 \text{ mA}$
I <sub>SB</sub> TTL	Standby Current TTL Inputs	3			1	mA	CE = V <sub>iH</sub>
I <sub>SB</sub> CMOS	Standby Current CMOS Inputs	4			140	μΑ	CE = V <sub>IH</sub>
lpp	V <sub>PP</sub> Read Current	5			100	μΑ	$V_{PP} = V_{CC}$
V <sub>IL</sub>	Input Low Voltage ± 10% Supply		-0.5		0.8	V	$V_{PP} = V_{CC}$
V <sub>IH</sub>	Input High Voltage ± 10% Supply		2.0		V <sub>CC</sub> + 0.5		V <sub>PP</sub> = V <sub>CC</sub>
VOL	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2	3.5			٧	$I_{OH} = -2.5  \text{mA}$
los	Output Short Circuit Current	6			+100	mA	
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage	7			V <sub>CC</sub>	٧	

- 1. Minimum D.C. input voltage is -0.5V. During transition, the inputs may undershoot to -2.0V for periods less than 20 ns.
- 2. Typical limits are at  $V_{CC} = 5V$ ,  $T_{C} = +25$ °C.
- 3. TTL inputs: spec V<sub>IL</sub>, V<sub>IH</sub> levels
  - CMOS inputs: GND  $\pm 0.2$  to  $V_{CC} \pm 0.2$ 25 mA for -35 version only.

- 4. CE is V<sub>CC</sub> ±0.2V. All other inputs can have any value within spec.
- Maximum Active power usage is the sum IPP + ICC.
- Output shorted for not more than one second. No more than one output shorted at a time.
- 7. Vpp may be connected directly to VCC except during programming.

# A.C. CHARACTERISTICS(1) (Over Specified Operating Conditions)


		(a.a. aparimating annuality)							
Symbol	Parameter	M27C64-20		M27C64-25		M27C64-35		T	
		Min	Max	Min	Max	Min	Max	Units	Comments
tACC	Address to Output Delay		200	. /	250		350	ns	CE = OE = VIL
T <sub>CE</sub>	CE to Output Delay		200		250		350	ns	OE = VIL
toE	OE to Output Delay		75		100		120	ns	CE = VIL
T <sub>DF</sub>	OE High to Output Float	0	55	0	55	0	105	ns	CE = VIL
t <sub>OH</sub>	Output Hold from Addreesses CE or OE Whichever Occurred First	0		0		0		ns	CE = OE = V <sub>IL</sub>

1. A.C. Characteristics tested at  $V_{IH}=2.4V$  and  $V_{IL}=0.45V$ . Timing measurements made at  $V_{OL}=0.8V$  and  $V_{OH}=2.0V$ .

# CAPACITANCE T<sub>C</sub> = 25°C, f = 1 MHz

	<del>,                                      </del>	,	,		
Symbol	Parameter	Typ (1)	Max	Units	Conditions
CIN	Input Capacitance	4	6	pF	$V_{IN} = 0V$
COUT	Output Capacitance	8	12	. pF	V <sub>OUT</sub> = 0V

# A.C. WAVEFORMS




1. Typical values are for  $T_C=25^{\circ}C$  and nominal supply voltages. 2. OE may be delayed up to  $t_{ACC-tOE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .

3. Output Float is defined as the point where data is no longer driven.



#### A.C. TESTING INPUT, OUTPUT WAVEFORM



## A.C. TESTING LOAD CIRCUIT




Table 1. Read Modes for M27C64

Pins Mode	CE (20)	OE (22)	PGM (27)	V <sub>PP</sub> (1)	Outputs (11-13, 15-19)
Read	VIL	V <sub>IL</sub>	VIH	Vcc	D <sub>OUT</sub>
Output Disable	VIL	VIH	VIH	Vcc	High Z
Standby	V <sub>IH</sub>	×	×	V <sub>CC</sub>	High Z

NOTE:

X can be VIH or VIL

### READ MODE

The M27C64 has two control functions, both of which must be logicaly active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs after a delay of toE from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tACC-tOE.

### STANDBY MODE

THE M27C64 has a standby mode which reduces the maximum V<sub>CC</sub> current to 140  $\mu$ A. The M27C64 is placed in the standby mode when pin 20, CE in the TTL-high state. When in the standby mode, the outputs are in a high impedance state, independent of the OE input.

### PROGRAMMING MODES

Caution: Exceeding 14.0V on pin 1 (VPP) may permanently damage the M27C64.

Table 2. Programming Modes for M27C64

Pins	CE (20)	OE (22)	PGM (27)	A <sub>9</sub> (24)	A <sub>0</sub> (10)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11-13, 15-19)
Inteligent Programming	VIL	VIH	VIL	×	Х	V <sub>PP</sub>	6.0V <sup>(4)</sup>	D <sub>IN</sub>
Program Verify	VIL	VIL	V <sub>IH</sub>	Х	Х	Vpp	6.0V <sup>(4)</sup>	D <sub>OUT</sub>
Program Inhibit	VIH	X	X	х	Х	V <sub>PP</sub>	Vcc	HIGH Z
Inteligent Identifier(3)  — Manufacturer	VIL	V <sub>IL</sub>	VIL	VH	V <sub>IL</sub>	V <sub>CC</sub>	V <sub>CC</sub>	89 H
Inteligent Identifier(3)	VIL	VIL	VIH	VH	VIH	Vcc	Vcc	07 H

#### NOTES:

1. X can be VIL or VIH

2.  $V_H = 12.0 \tilde{V} \pm 0.5 \tilde{V}$ 

3.  $A_1-A_8$ ,  $A_{10-12}=V_{IL}$ 4.  $V_{CC}=6.0V\pm0.25V$ 

Initially, and after each erasure, all bits of the M27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The M27C64 is in the programming mode when the Vpp input is at 12.5V and ČE is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

# int<sub>e</sub>ligent Programming™ Algorithm

The M27C64 inteligent Programming Algorithm rapidly programs Intel CHMOS II-E EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of one minute. Actual programming times may vary due to differences in programming equipment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M27C64 intelligent Programming Algorithm is shown in Figure 3.

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial  $\overline{CE}$  pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27C64 location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at  $V_{\rm CC}=6.0{\rm V}$  and  $V_{\rm PP}=12.5{\rm V}$ . When the int<sub>e</sub>ligent programming cycle has been completed, all bytes should be compared to the original data with  $V_{\rm CC}=5.0{\rm V}$ . The M27C64 can also be programmed using the Quick-Pulse Programming Malgorithm.

## **Program Inhibit**

Programming of multiple M27C64 EPROMs in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE input inhibits other M27C64 EPROMs from being programmed.

Except for  $\overline{CE}$  all inputs of the parallel M27C64s may be common. A TTL low-level pulse applied to the PGM input with V<sub>PP</sub> at 12.5V will program the selected M27C64.

# Verify

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with  $\overline{OE}$  and  $\overline{CE}$  at  $V_{IL}$ . Data should be verified a minimum of  $t_{OEV}$  after the falling edge of  $\overline{OE}$ .

# inteligent Identifier™ Mode

The int<sub>e</sub>ligent Identifer Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$ 5°C ambient temperature range that is required when programming the M27C64.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the M27C64. Two bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during inteligent Identifier Mode.

### **ERASURE CHARACTERISTICS**

The erasure characteristics of the M27C64 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical M27C64 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the M27C64 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the M27C64 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of fifteen (15)



Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu\text{W/cm²}$  power rating. The M27C64 should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose an M27C64 can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000  $\mu\text{W/cm²}$ ). Exposure of these CHMOS EPROMs to high intensity UV light for longer periods may cause permanent damage.

## **CHMOS NOISE CHARACTERISTICS**

Special EPI processing techniques have enabled Intel to build CHMOS with features adding to system reliability. These include input/output protection to latch-up. Each of the data and address pins will not latch-up with currents up to 100 mA and voltages from  $-1\mbox{V}$  to  $\mbox{V}_{CC}$   $+1\mbox{V}$ . Additionally, the Vpp (programming) pin is designed to resist latch-up to the 14V maximum device limit.




Figure 3. M27C64 inteligent Programming™ Flowchart




Figure 4. Quick-Pulse Programming™ Algorithm

# Quick-Pulse Programming™ Algorithm

Intel's M27C64 EPROM is programmed using the Quick-Pulse Programming Algorithm, developed by Intel to substantially reduce the throughput time in the production programming environment.

The Quick-Pulse Programming Algorithm uses initial pulses of 100  $\mu s$  followed by a byte verification to determine when the address byte has been successfully programmed. Up to 25 100  $\mu s$  pulses

per byte are provided before a failure is recognized. A flow chart of the Quick-Pulse Programming Algorithm is shown in Figure 4.

For the Quick-Pulse Programming Algorithm, the entire sequence of programming pulses and byte verifications is performed at  $V_{CC}=6.25V$  and  $V_{PP}$  at 12.75V (nominal). When programming of the EPROM has been completed, all bytes should be compared to the original data with  $V_{CC}=5.0V$  ( $V_{PP} \leq V_{CC}$ ).



# D.C. PROGRAMMING CHARACTERISTICS $T_C = 25^{\circ}C \pm 5^{\circ}C$

	B		Limits	Test Conditions		
Symbol	Parameter	Min	Max	Unit	(Note 1)	
ILI	Input Current (All Inputs)		1.0	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
V <sub>IL</sub>	Input Low Level (All Inputs)	-0.1	0.8	٧		
V <sub>IH</sub>	Input High Level	2.0	V <sub>CC</sub> + 0.5	V		
V <sub>OL</sub>	Output Low Voltage During Verify		0.45	V	I <sub>OL</sub> = 2.1 mA	
V <sub>OH</sub>	Output High Voltage During Verify	2.4		V	$I_{OH} = -400  \mu A$	
I <sub>CC2</sub> (3)	V <sub>CC</sub> Supply Current		30	mA	;	
I <sub>PP2</sub> (3)	V <sub>PP</sub> Supply Current (Program)		30	mA	CE = VIL	
V <sub>ID</sub>	A <sub>9</sub> int <sub>e</sub> ligent Identifier Voltage	11.5	12.5	٧		
V <sub>PP</sub>	inteligent Programming Algorithm	12.0	13.0 V		CE = PGM = V <sub>II</sub>	
	Quick-Pulse Programming Algorithm	12.5	13.0	٧	02 / GIV. VIL	
V <sub>CC</sub>	inteligent Programming Algorithm	5.75	6.25	V		
	Quick-Pulse Programming Algorithm	6.0	6.5	V		

# A.C. PROGRAMMING CHARACTERISTICS

 $T_C = 25^{\circ}C \pm 5^{\circ}C$  (See Table 2 for  $V_{CC}$  and  $V_{PP}$  voltages.)


Symbol	+ Parameter	Limits				Conditions
		Min	Тур	Max	Unit	(Note 1)
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
tos	Data Setup Time	2			μs	
t <sub>AH</sub>	Address Hold Time	0			μs	
t <sub>DH</sub>	Data Hold Time	2			μs	
t <sub>DFP</sub>	OE High to Output Float Delay	0		130	ns	(Note 2)
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2			μs	
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	2			μs	
t <sub>CES</sub>	CE Setup Time	2			μs	
tpw	PGM Initial Program	0.95	1.0	1.05	ms	inteligent Programming Algorithm
	Pulse Width	95	100	105	μs	Quick-Pulse Programming Algorithm
topw	PGM Overprogram Pulse Width	2.85		78.75	ms	inteligent Programming Algorithm
t <sub>OE</sub>	Data Valid from OE			150	ns	

# A.C. CONDITIONS OF TEST

#### NOTES:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested.Output Float is defined as the point where data is no longer driven—see timing diagram.
- 3. The maximum current value is with outputs  $O_0 O_7$  unloaded.

# PROGRAMMING WAVEFORMS (VIL, VIH)(1)



## NOTES:

1. The Input Timing Reference Level is 0.8V for V<sub>IL</sub> and 2V for a V<sub>IH</sub>.

2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.

3. When programming the M27C128, a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which can damage the device.

inteligent Programming Algorithm Voltage Levels.
 Quick-Pulse Programming Algorithm Voltage Levels.