

LIST-XL Family


APPLICATION BENEFITS

Accelerate table search and data translation operations such as those found in:

- LAN Address processing
- Cache tag buffers
- Hash collision resolution
- Branch tables
- Data decoders
- Other processes or algorithms that require table searches

DISTINCTIVE CHARACTERISTICS

- 256 word and 512 word by 64-bit contentaddressable memory (CAM)
- Compare any data with all the entries stored in the memory array in a single 70 ns cycle
- Add or delete data in the CAM in a single cycle
- Match and Multiple match signals
- Immediate access to associated data translations, attributes, or pointers
- Flexible patented CAM/RAM partitioning
- Two selectable mask registers with bit by bit capability
- Powerful and flexible instruction set
- Proximate match capability
- 16-bit I/O; 32-Pin LQFP; 3.3 volt operation



Block Diagram

GENERAL DESCRIPTION

The MUSIC LIST-XL family consists of 256 word and 512 word by 64-bit content-addressable memory (CAM), ideal for time critical applications requiring intensive list processing where space and cost are important.

Content-addressable memories, also known as associative memories, operate in the converse way to random access memories (RAM). In a RAM, the input to the device is an address and the output is the data stored at that address. In a CAM, the input is a data sample and the output is a flag to indicate a match and the address of the matching data. As a result, a CAM searches large databases for matching data in a short, constant time period, no matter how many entries are in

the database. The ability to search data words up to 64 bits wide allows large address spaces to be searched rapidly and efficiently. A patented architecture links each CAM entry to associated data and makes this data available for use after a successful compare operation.

The MUSIC LIST-XL is an inexpensive powerful solution for any application having to retrieve or translate data in a fast, time deterministic manner. It is well suited to handle and speed up functions usually done in software, such as data caches, branch tables, LAN address processing, data translations, high speed data filters, and algorithms having to search, recognize, and make decisions on data or a data subset.

OPERATIONAL OVERVIEW

To use the LIST-XL, the user loads the data into the Comparand register, which is automatically compared to all valid CAM locations. The device then indicates whether or not one or more of the valid CAM locations contains data that matches the target data. Two validity bits at each memory location determines the status of each CAM location. The two bits are encoded to render four validity conditions: Valid, Skip, Empty, and Random Access, as shown in Table 1. The memory can be partitioned into CAM and associated RAM segments on 16-bit boundaries, but by using one of the two available mask registers, the CAM/RAM partitioning can be set at any arbitrary size between zero and 64 bits.

The LIST-XL's internal data path is 64 bits wide for rapid internal comparison and data movement. Loading data to the Control, Comparand, and Mask registers automatically triggers a compare. Compares may also be initiated by a command to the device. Associated RAM data is available immediately after a successful compare operation. The Status register reports the results of compares including all flags and addresses. Two Mask registers are available and can be used in two different ways, to mask comparisons or to mask data writes. The random access validity type (see Table 1) allows additional masks to be stored in the CAM array where they may be retrieved rapidly.


A simple three-wire control interface and commands loaded into the Instruction decoder control the device. A powerful instruction set increases the control flexibility and minimizes software overhead. These and other features make the LIST-XL a powerful associative memory that drastically reduces search delays.

Skip Bit	Empty Bit	Validity Type
0	0	Valid
0	1	Empty
1	0	Skip
1	1	RAM

Table 1: Validity Bits vs. Validity Types

/W	/CM	Cycle Type
LOW	LOW	Command Write Cycle
LOW	HIGH	Data Write Cycle
HIGH	LOW	Command Read Cycle
HIGH	HIGH	Data Read Cycle

Table 2: I/O Cycles



Pinout Diagram

PIN DESCRIPTIONS

All signals are implemented in CMOS technology with TTL levels. Signal names that start with a slash ("/") are active LOW. Inputs should never be left floating. The CAM architecture draws large currents during compare operations, mandating the use of good layout and bypassing techniques. Refer to the Electrical Characteristics section for more information.

/E (Chip Enable, Input, TTL)

The /E input enables the device while LOW. The falling edge registers the control signals /W and /CM. The rising edge turns off the DQ pins and clocks the Destination and Source Segment counters. The four cycle types enabled by /E are shown in Table 2 on page 2.

/W (Write Enable, Input, TTL)

The /W input selects the direction of data flow during a device cycle. /W LOW selects a Write cycle and /W HIGH selects a Read cycle.

/CM (Data/Command Select, Input, TTL)

The /CM input selects whether the input signals on DQ15–0 are data or commands. /CM LOW selects Command cycles and /CM HIGH selects Data cycles.

DQ15-0 (Data Bus, I/O, TTL)

The DQ15–0 lines convey data, commands, and status to and from the LIST-XL. /W and /CM controls the direction and nature of the information that flows to or from the device. When /E is HIGH, DQ15–0 go to Hi-Z.

/MF (Match Flag, Output, TTL)

The /MF output goes LOW when one or more valid matches occur during the current or most recent compare cycle. /MF is HIGH if there is no match. /MF will be reset when the active configuration register set is changed.

/MM (Device Multiple Match Flag, Output, TTL)

The /MM output is LOW when more than one valid match occurs during the current or the most recent compare cycle. /MM will be reset when the active register set is changed.

/FF (Full Flag, Output, TTL)

The /FF output goes LOW when no empty memory locations exist within the device.

/RESET (Reset, Input, TTL)

/RESET must be driven LOW to place the device in a known state before operation, which will reset the device to the conditions shown in Table 4 on page 8. The /RESET pin should be driven by TTL levels, not directly by an RC timeout. /E must be kept HIGH during /RESET.

VCC, GND (Positive Power Supply, Ground)

These pins are the power supply connections to the LIST-XL. VCC must meet the voltage supply requirements in the Operating Conditions section relative to the GND pins, which are at 0 Volts (system reference potential), for correct operation of the device. All the ground and power pins must be connected to their respective planes with adequate bulk and high frequency bypassing capacitors in close proximity to the device.

FUNCTIONAL DESCRIPTION

The LIST-XL is a content-addressable memory (CAM) with 16-bit I/O for network address filtering and translation, virtual memory, data compression, caching, and table lookup applications. The memory consists of static CAM, organized in 64-bit data fields. Each data field can be partitioned into a CAM and a RAM subfield on 16-bit boundaries. The contents of the memory can be randomly accessed or associatively accessed by the use of a compare. During automatic comparison cycles, data in the Comparand register is automatically compared with the "Valid" entries in the memory array. The Device ID can be read using a TCO PS instruction (see Table 11 on page 16).

The data inputs and outputs of the LIST-XL are multiplexed for data and instructions over a 16-bit I/O bus. Internally, data is handled on a 64-bit basis, since the Comparand register, the mask registers, and each memory entry are 64 bits wide. Memory entries are globally configurable into CAM and RAM segments on 16-bit boundaries, as described in US Patent 5,383,146 assigned to MUSIC Semiconductors. Seven different CAM/RAM splits are possible, with the CAM width going from one to four segments, and the remaining RAM width going from three to zero segments. Finer resolution on compare width is possible by invoking a mask register during a compare, which does global masking on a bit basis. The CAM subfield contains the associative data, which enters into compares, while the RAM subfield contains the associated data, which is not compared. In LAN bridges, the RAM subfield could hold, for example, port-address and aging information related to the destination or source address information held in the CAM subfield of a given location. In a translation application, the CAM field could hold the dictionary entries, while the RAM field holds the translations, with almost instantaneous response.

Each entry has two validity bits (known as Skip bit and Empty bit) associated with it to define its particular type: empty, valid, skip, or RAM. When data is written to the active Comparand register, and the active Segment Control register reaches its terminal count, the contents of the Comparand register are automatically compared with the CAM portion of all the valid entries in the memory array. For added versatility, the Comparand register can be barrel-shifted right or left one bit at a time. A Compare instruction can then be used to force another compare between the Comparand register and the CAM portion of memory entries of any one of the four validity types. After a Read or Move from Memory

operation, the validity bits of the location read or moved will be copied into the Status register, where they can be read from the Status register using Command Read cycles.

Data can be moved from one of the data registers (CR, MR1, or MR2) to a memory location that is based on the results of the last comparison (Highest-Priority Match or Next Free), or to an absolute address, or to the location pointed to by the active Address register. Data also can be written directly to the memory from the DQ bus using any of the above addressing modes. The Address register may be directly loaded and may be set to increment or decrement, allowing DMA-type reading or writing from memory.

Two sets of configuration registers (Control, Segment Control, Address, Mask Register 1, and Persistent Source and Destination) are provided to permit rapid context switching between foreground and background activities. Writes, reads, moves, and compares are controlled by the currently active set of configuration registers. The foreground set would typically be preloaded with values useful for comparing input data, often called filtering, while the background set would be preloaded with values useful for housekeeping activities such as purging old entries. Moving from the foreground task of filtering to the background task of purging can be done by issuing a single instruction to change the current set of configuration registers. The match condition of the device is reset whenever the active register set is changed.

The active Control register determines the operating conditions within the device. Conditions set by this register's contents are reset, CAM/RAM partitioning, disable or select masking conditions, and disable or select auto-incrementing or -decrementing the Address register. The active Segment Control register contains separate counters to control the writing of 16-bit data segments to the selected persistent destination, and to control the reading of 16-bit data segments from the selected persistent source.

There are two active mask registers at any one time, which can be selected to mask comparisons or data writes. Mask Register 1 has both a foreground and background mode to support rapid context switching. Mask Register 2 does not have this mode, but can be shifted left or right one bit at a time. For masking comparisons, data stored in the active selected mask register determines which bits of the comparand are

FUNCTIONAL DESCRIPTION Continued

compared against the valid contents of the memory. If a bit is set HIGH in the mask register, the same bit position in the Comparand register becomes a "don't care" for the purpose of the comparison with all the memory locations. During a Data Write cycle or a MOV instruction, data in the specified active mask register can also determine which bits in the destination will be updated. If a bit is HIGH in the mask register, the corresponding bit of the destination is unchanged.

The match line associated with each memory address is fed into a priority encoder where multiple responses are resolved, and the address of the highest-priority responder (the lowest numerical match address) is generated. In LAN applications, a multiple response might indicate an error. In other applications the existence of multiple responders may be valid.

Three input control signals and commands loaded into an instruction decoder control the LIST-XL. Two of the three input control signals determine the cycle type. The control signals tell the device whether the data on the I/O bus represents data or a command, and is input or output. Commands are decoded by instruction logic and control moves, forced compares, validity bit manipulations, and the data path within the device. Registers (Control, Segment Control, Address, Next Free Address, etc.) are accessed using Temporary Command Override instructions. The data path from the DQ bus to/from data resources (comparand, masks, and memory) within the device are set until changed by Select Persistent Source and Destination instructions.

After a Compare cycle (caused by either a data write to the Comparand or mask registers, a write to the Control register, or a forced compare), the Status register contains the address of the Highest-Priority Matching location, along with flags indicating match, multiple match, and full. The/MF,/MM, and /FF flags also are available directly on output pins.

OPERATIONAL CHARACTERISTICS

Throughout the following, "aaaH" represents a three-digit hexadecimal number "aaa," while "bbB" represents a two-digit binary number "bb." All memory locations are written to or read from in 16-bit segments. Segment 0 corresponds to the lowest order bits (bits 15–0) and Segment 3 corresponds to the highest order bits (bits 63–48).

THE CONTROL BUS

Refer to the Block Diagram on page 1 for the following discussion. The inputs Chip Enable (/E), Write Enable (/W), and Command Enable (/CM) are the primary control mechanism for the LIST-XL. Instructions are the secondary control mechanism. Logical combinations of the Control Bus inputs, coupled with the execution of Select Persistent Source (SPS), Select Persistent Destination (SPD), and Temporary Command Override (TCO) instructions allow the I/O operations to and from the DQ15–0 lines to the internal resources, as shown in Table 3 on page 7.

The Comparand register is the default source and destination for Data Read and Write cycles. This default state can be overridden independently by executing a Select Persistent Source or Select Persistent Destination instruction, selecting a different source or destination for data. Subsequent Data Read or Data Write cycles will

access that source or destination until another SPS or SPD instruction is executed. The currently selected persistent source or destination can be read back through a TCO PS or PD instruction. The sources and destinations available for persistent access are those resources on the 64-bit bus: Comparand register, Mask Register 1, Mask Register 2, and the Memory array.

The default destination for Command Write cycles is the Instruction decoder, while the default source for Command Read cycles is the Status register.

Temporary Command Override (TCO) instructions provide access to the Control register, the Segment Control register, the Address register, and the Next Free Address register. TCO instructions are active only for one Command Read or Write cycle after being loaded into the Instruction decoder.

The data and control interfaces to the LIST-XL are synchronous. During a Write cycle, the Control and Data inputs are registered by the falling edge of /E. When writing to the persistently selected data destination, the Destination Segment counter is clocked by the rising edge of /E. During a Read cycle, the Control inputs are registered by the falling edge of /E, and the Data outputs are enabled while /E is LOW. When reading from the persistently selected data source, the Source Segment counter is clocked by the rising edge of /E.

THE REGISTER SET

The Control, Segment Control, Address, Mask Register 1, and the Persistent Source and Destination registers are duplicated, with one set termed the Foreground set, and the other the Background set. The active set is chosen by issuing Select Foreground Registers or Select Background Registers instructions. By default, the Foreground set is active after a reset. Having two alternate sets of registers that determine the device configuration allows for a rapid return to a foreground network filtering task from a background housekeeping task.

Writing a value to the Control register or writing data to the last segment of the Comparand or either mask register will cause an automatic comparison to occur between the contents of the Comparand register and the words in the CAM segments of the memory marked valid, masked by MR1 or MR2 if selected in the Control register.

Instruction Decoder

The Instruction decoder is the write-only decode logic for instructions and is the default destination for Command Write cycles. If an instruction's Address Field flag (bit 11) is set to a 1, it is a two-cycle instruction that is not executed immediately. For the next cycle only, the data from a Command Write cycle is loaded into the Address register and the instruction then completes at that address. The Address register will then increment, decrement, or stay at the same value depending on the setting of Control Register bits CT3 and CT2. If the Address Field flag is not set, the memory access occurs at the address currently contained in the Address register.

Control Register (CT)

The Control register is composed of a number of switches that configure the LIST-XL, as shown in Table 7 on page 15. It is written or read using a TCO CT instruction. If bit 15 of the value written during a TCO CT is a 0, the device is reset (and all other bits are ignored). See Table 4 for the Reset states. Bit 15 always reads back as a 0. A write to the Control register causes an automatic compare to occur (except in the case of a reset). Either the Foreground or Background Control register will be active, depending on which register set has been selected, and only the active Control register will be written to or read from.

Control Register bits 8–6 control the CAM/RAM partitioning. The CAM portion of each word may be sized from a full 64 bits down to 16 bits in 16-bit increments. The RAM portion can be at either end of the 64-bit word.

Compare masks may be selected by bits 5 and 4. Mask Register 1, Mask Register 2, or neither may be selected to mask compare operations. The address register behavior is controlled by bits 3 and 2, and may be set to increment, decrement, or neither after a memory access.

Segment Control Register (SC)

The Segment Control register, as shown in Table 8 on page 16, is accessed using a TCO SC instruction. On read cycles, D15, D10, D5, and D2 will always read back as 0s. Either the Foreground or Background Segment Control register will be active, depending on which register set has been selected, and only the active Segment Control register will be written to or read from.

The Segment Control register contains dual independent incrementing counters with limits, one for data reads and one for data writes. These counters control which 16-bit segment of the 64-bit internal resource is accessed during a particular data cycle on the 16-bit data bus. The actual destination for data writes and source for data reads (called the persistent destination and source) are set independently with SPD and SPS instructions, respectively.

Each of the two counters consists of a start limit, an end limit, and the current count value which points to the segment to be accessed on the next data cycle. The current count value can be set to any segment, even if it is outside the range set by the start and end limits. The counters count up from the current count value to the end limit and then jump back to the start limit. If the current count is greater than the end limit, the current count value will increment to 3, then roll over to 0 and continue incrementing until the end limit is reached; it then jumps back to the start limit.

If a sequence of data writes or reads is interrupted, the Segment Control register can be reset to its initial start limit values by using an RSC instruction. After the LIST-XL is reset, both Source and Destination counters are set to count from Segment 0 to Segment 3 with an initial value of 0.

Address Register (AR)

The Address register points to the CAM memory location to be operated upon when M@[AR] or M@aaaH is part of the instruction. It can be loaded directly by using a TCO AR instruction or indirectly by using an instruction requiring an absolute address, such as MOV aaaH, CR,V. After being loaded, the Address register value will then be used for the next memory access referencing the Address register. A reset sets the Address register to zero.

Cycle Type	Æ	/CM	/W	I/O Status	SPS	SPD	тсо	Operation	Notes
Cmd Write	L	L	L	IN				Load Instruction decoder	1
				IN			/	Load Address register	2,3
				IN			/	Load Control register	
				IN			1	Load Segment Control register	3
Cmd Read	L	L	Н	OUT			1	Read Next Free Address register	3
				OUT			/	Read Address register	3
				OUT				Read Status Register bits 15-0	4
				OUT				Read Status Register bits 31-16	5
				OUT			1	Read Control register	3
				OUT			/	Read Segment Control register	3
				OUT			1	Read Current Persistent Source or Destination	3,10
Data Write	L	I	L	IN		✓		Load Comparand register	6,9
				IN		1		Load Mask Register 1	7,9
				IN		✓		Load Mask Register 2	7,9
				IN		1		Write Memory Array at address	7,9
				IN		✓		Write Memory Array at Next Free address	7,9
				IN		1		Write Memory Array at Highest-Priority match	7,9
Data Read	L	I	Н	OUT	<			Read Comparand register	6, 9
				OUT	✓			Read Mask Register 1	8, 9
				OUT	✓			Read Mask Register 2	8, 9
				OUT	✓			Read Memory Array at address	8, 9
				OUT	✓			Read Memory Array at Highest-Priority match	7, 8
	Н	Х	Х	HIGH-Z				Deselected	

Notes:

- 1. Default Command Write cycle destination (does not require a TCO instruction).
- 2. Default Command Write cycle destination (no TCO instruction required) if Address Field flag was set in bit 11 of the instruction loaded in the previous cycle.
- 3. Loaded or read on the Command Write of Read cycle immediately following a TCO instruction. Active for one Command Write or Read cycle only. NFA register cannot be loaded this way.
- 4. Default Command Read cycle source (does not require a TCO instruction).
- 5. Default Command Read cycle source (does not require a TCO instruction) if the previous cycle was a Command Read of Status Register Bits 15–0. If next cycle is not a Command Read cycle, any subsequent Command Read cycle will access the Status Register Bits 15–0.
- 6. Default persistent source and destination on power-up and after Reset. If other resources were sources or destinations, SPD CR or SPS CR restores the Comparand register as the destination or source.
- 7. Selected by executing a Select Persistent Destination instruction.
- 8. Selected by executing a Select Persistent Source instruction.
- Access may require multiple 16-bit Read or Write cycles. The Segment Control register is used to control the selection of the desired 16-bit segment(s) by establishing the Segment counters' start and end limits and count values.
- 10. A Command Read cycle after a TCO PS or TCO PD reads back the Instruction decoder bits that were last set to select a persistant source or destination. The TCO PS instruction will also read back the Device ID.

Table 3: Input/Output Operations

Control Register Bits CT3 and CT2 set the Address register to automatically increment or decrement (or not change) during sequences of Command or Data cycles. The Address register will change after executing an instruction that includes M@[AR] or M@aaaH, or after a data access to the end limit segment (as set in the Segment Control register) when the persistent source or destination is M@[AR] or M@aaaH.

Either the Foreground or Background Address register will be active, depending on which register set has been selected, and only the active Address register will be written to or read from.

Next Free Address Register (NF)

The LIST-XL automatically stores the address of the first empty memory location in the Next Free Address register, which is then used as a memory address pointer for M@NF operations. The Next Free Address register, shown in Table 9 on page 16, can be read using a TCO NF instruction. After a reset, the Next Free Address register is set to zero.

CAM Status	/RESET Condition
Validity bits at all memory locations	Skip = 0, Empty = 1 (empty)
CAM/RAM Partitioning	64 bits CAM, 0 bits RAM
Comparison Masking	Disabled
Address register auto-increment or -decrement	Disabled
Source and Destination Segment counters count ranges	00B to 11B; loaded with 00B
Address register and Next Free Address register	Contains all 0s
Control register after reset (including CT15)	Contains 0008H
Persistent Destination for Command writes	Instruction decoder
Persistent Source for Command reads	Status register
Persistent Source and Destination for Data reads and writes	Comparand register
Configuration Register set	Foreground

Table 4: Device Control State after Reset

Status Register

The 32-bit Status register, as shown in Table 10 on page 16, is the default source for Command Read cycles. Bit 31 is the internal Full flag, which will go LOW if there are no empty memory locations. Bit 30 is the internal Multiple Match flag, which will go LOW if a Multiple match was detected. Bits 29 and 28 are the Skip and Empty Validity bits, which reflect the validity of the last memory location read. After a reset, the Skip and Empty bits will read 11 until a read or move from memory has occurred. The rest of the Status register down to bit 1 contains the address of the Highest-Priority match. After a reset or a no-match condition, the match address bits will be all 1s. Bit 0 is the internal Match flag, which will go LOW if a match was found.

Comparand Register (CR)

The 64-bit Comparand register is the default destination for data writes and reads, using the Segment Control register to select which 16-bit segment of the Comparand register is to be loaded or read out. The persistent source and destination for data writes and reads can be changed to the mask registers or memory by SPS and SPD instructions. During an automatic or forced compare, the Comparand register is simultaneously compared against the CAM portion of all memory locations with the correct validity condition. Automatic compares always compare against valid memory locations, while forced compares, using CMP instructions, can compare against memory locations tagged with any specific validity condition.

The Comparand register may be shifted one bit at a time to the right or left by issuing a Shift Right or Shift Left instruction, with the right and left limits for the wrap-around determined by the CAM/RAM partitioning set in the Control register. During shift rights, bits shifted off the LSB of the CAM partition will reappear at the MSB of the CAM partition. Likewise, bits shifted off the MSB of the CAM partition will reappear at the LSB during shift lefts.

Mask Registers (MR1, MR2)

The Mask registers can be used in two different ways, either to mask compares or to mask data writes and moves. Either mask register can be selected in the Control register to mask every compare, or selected by instructions to participate in data writes or moves to and from Memory. If a bit in the selected mask register is set to a 0, the corresponding bit in the Comparand register will enter into a masked compare operation. If a Mask bit is a 1, the corresponding bit in the Comparand register will not enter into a masked compare operation. Bits set to 0 in the mask register cause corresponding bits in the destination register or memory location to be updated when masking data writes or moves, while a bit set to 1 will prevent that bit in the destination from being changed.

Either the Foreground or Background MR1 can be set active, but after a reset, the Foreground MR1 is active by default. MR2 incorporates a sliding mask, where the data can be replicated one bit at a time to the right or left with no wrap-around by issuing a Shift Right or Shift Left instruction. The right and left limits are determined by the CAM/RAM partitioning set in the Control register. For a Shift Right the upper limit bit is replicated to the next lower bit, while for a Shift Left the lower limit bit is replicated to the next higher bit.

THE MEMORY ARRAY

Memory Organization

The Memory array is organized into 64-bit words with each word having an additional two validity bits (Skip and Empty). By default, all words are configured to be 64 CAM cells. However, bits 8–6 of the Control register can divide each word into a CAM field and a RAM field. The RAM field can be assigned to the least-significant or

most-significant portion of each entry. The CAM/RAM partitioning is allowed on 16-bit boundaries, permitting selection of the configuration shown in Table 7 on page 15, bits 8–6 (e.g., "001" sets the 48 MSBs to CAM and the 16 LSBs to RAM). Memory Array bits designated as RAM can be used to store and retrieve data associated with the CAM content at the same memory location.

Memory Access

There are two general ways to get data into and out of the memory array: directly or by moving the data through the Comparand or mask registers.

The first way, through direct reads or writes, is set up by issuing a Set Persistent Destination (SPD) or Set Persistent Source (SPS) command. The addresses for the direct access can be directly supplied; supplied from the Address register, supplied from the Next Free Address register, or supplied as the Highest-Priority Match address. Additionally, all the direct writes can be masked by either mask register.

The second way is to move data via the Comparand or mask registers. This is accomplished by issuing Data Move commands (MOV). Moves using the Comparand register can also be masked by either of the mask registers.

I/O CYCLES

The LIST-XL supports four basic I/O cycles: Data Read, Data Write, Command Read, and Command Write. The type of cycle is determined by the states of the /W and /CM control inputs. These signals are registered at the beginning of a cycle by the falling edge of /E. Table 2 on page 2 shows how the /W and /CM lines select the cycle type.

During Read cycles, the DQ15–0 outputs are enabled after /E goes LOW. During Write cycles, the data or command to be written is captured from DQ15–0 at the beginning of the cycle by the falling edge of /E. Figures 1 and 2 on page 10 show Read and Write cycles respectively. Figure 3 on page 10 shows typical cycle-to-cycle timing with the Match flag valid at the end of the Comparand Write cycle. Data writes and reads to the comparand, mask registers, or memory occur in one to four 16-bit cycles, depending on the settings in the Segment Control register. The Compare operation automatically occurs during Data writes to the Comparand or mask registers when the destination segment counter reaches the end count set in the Segment Control register. If there was a match, the second cycle reads status or associated data, depending on the state of /CM.

The minimum timings for the /E control signal are given in the Switching Characteristics section on page 18. Note that at minimum timings the /E signal is non-symmetrical, and that different cycle types have different timing requirements, as given in Table 6 on page 15.

COMPARE OPERATIONS

During a Compare operation, the data in the Comparand register is compared to all locations in the Memory array simultaneously. Any mask register used during compares must be selected beforehand in the Control register. There are two ways compares are initiated: Automatic and Forced compares.

Automatic compares perform a compare of the contents of the Comparand register against Memory locations that are tagged as "Valid," and occur whenever the following happens:

- The Destination Segment counter in the Segment Control register reaches its end limit during writes to the Comparand or mask registers.
- After a command write of a TCO CT is executed (except for a software reset), so that a compare is executed with the new settings of the Control register.

Forced compares are initiated by CMP instructions using one of the four validity conditions, V, R, S, and E. The forced compare against "Empty" locations automatically masks all 64 bits of data to find all locations with the validity bits set to "Empty," while the other forced compares are masked only as selected in the Control register.

INITIALIZING THE LIST-XL

Initialization of the LIST-XL is required to configure the various registers on the device. Since a Control register reset establishes the operating conditions shown in Table 4 on page 8, restoration of operating conditions better suited for the application may be required after a reset, whether using the Control Register reset or the /RESET pin. When the device powers up, the memory and registers are in an unknown state, so the /RESET pin must be asserted to place the device in a known state.




Figure 1: Read Cycle




Figure 2: Write Cycle




Figure 3: Cycle to Cycle Timing Example

Cycle Type	Op-Code	(Control	Bus	Comments	Notes				
		/E	/CM	/W						
Command read		L	L	Н	Clears power-up anomalies					
Command write	TCOCT	L	L	L	Target Control register for reset					
Command write	0000H	L	L	L	Causes reset	1				
Command write	TCOCT	L	L	L	Target Control register for initial values					
Command write	8040H	L	L	L	Control register value	2				
Command write	TCOSC	L	L	L	Target Segment Counter Control register					
Command write	3808H	L	L	L	Set Segment Counters to write to Segment 1, 2, and 3 and read from Segment 0.					
Command write	SPS M@HM	L	L	L	Set Data Reads from Segment 0 of the Highest-priority match					

Notes:

- 1. A software reset using a TCO CT followed by 0000H puts the device in a known state. Good programming practice dictates a software reset for initialization to account for all possible conditions.
- 2. A typical LIST-XL control environment: 48 CAM bits, 16 RAM bits; Disable comparison masking; and Enable address increment. See Table 7 for Control Register bit assignments.

Table 5: Example Initialization Routine

INSTRUCTION SET DESCRIPTIONS*

Instruction: Select Persistent Source (SPS) Binary Op-Code: 0000 f000 0000 0sss f Address Field flag† sss Selected source

This instruction selects a persistent source for data reads, until another SPS instruction changes it or a reset occurs. The default source after reset for Data Read cycles is the Comparand register. Setting the persistent source to M@aaaH loads the Address register with "aaaH" and the first access to that persistent source will be at aaaH, after which the AR value increments or decrements as set in the Control register. The SPS M@[AR] instruction does the same except the current Address Register value is used.

Instruction: Select Persistent Destination (SPD)

Binary Op-Code: 0000 f001 mmdd dvvv

f Address Field flag† mm Mask Register select ddd Selected destination

vvv Validity setting for Memory Location

destinations

This instruction selects a persistent destination for data writes, which remains until another SPD instruction changes it or a reset occurs. The default destination for Data Write cycles is the Comparand register after a reset. When the destination is the Comparand register or the memory array, the data written may be masked by either Mask Register 1

or Mask Register 2, so that only destination bits corresponding to bits in the mask register set to 0 will be modified. An automatic compare will occur after writing the last segment of the Comparand or mask registers, but not after writing to memory. Setting the persistent destination to M@aaaH loads the Address register with "aaaH," and the first access to that persistent destination will be at aaaH, after which the AR value increments or decrements as set in the Control register. The SPD M@[AR] instruction does the same except the current Address Register value is used.

Instruction: Temporary Command Override (TCO)
Binary Op-Code: 0000 0010 00dd d000
ddd Register selected as source or
destination for only the next
Command Read or Write cycle

The TCO instruction selects a register as the source or destination for only the next Command Read or Write cycle, so a value can be loaded or read out of the register. Subsequent Command Read or Write Cycles revert to reading the Status register and writing to the Instruction decoder. All registers but the NF, PS, and PD can be written to, and all can be read from. The Status register is only available via non-TCO Command Read cycles. Reading the PS register also outputs the Device ID on bits 15–4 as shown in Table 11 on page 16.

INSTRUCTION SET DESCRIPTIONS* Continued

Instruction: Data Move (MOV)

Binary Op-Code: 0000 f011 mmdd dsss or

0000 f011 mmdd dvss

f Address Field flag†
mm Mask Register select
ddd Destination of data
sss Source of data

v Validity setting if destination is a Memory location

The MOV instruction performs a 64-bit move of the data in the selected source to the selected destination. If the source or destination is aaaH, the Address register is set to "aaaH." For MOV instructions to or from aaaH or [AR], the Address register will increment or decrement from that value after the move completes, as set in the Control register. Data transfers between the Memory array and the Comparand register may be masked by either Mask Register 1 or Mask Register 2, in which case, only those bits in the destination which correspond to bits in the selected mask register set to 0 will be changed. A Memory location used as a destination for a MOV instruction may be set to Valid or left unchanged. If the source and destination are the same register, no net change occurs (a NOP).

Instruction: Validity Bit Control (VBC) Binary Op-Code: 0000 f100 00dd dvvv

f Address Field flag† ddd Destination of data

vvv Validity setting for Memory location

The VBC instruction sets the Validity bits at the selected memory locations to the selected state. This feature can be used to find all valid entries by using a repetitive sequence of CMP V through a mask of all 1s followed by a VBC HM, S. If the VBC target is aaaH, the Address register is set to "aaaH." For VBC instructions to or from aaaH or [AR], the Address register will increment or decrement from that value after the operation completes, as set in the Control register.

Instruction: Compare (CMP)
Binary Op-Code: 0000 0101 0000 0vvv
vvv Validity condition

A CMP V, S, or R instruction forces a Comparison of Valid, Skipped, or Random entries against the Comparand register through a mask register, if one is selected. During a CMP E instruction, the compare is only done on the Validity bits and all data bits are automatically masked.

Instruction: Special Instructions
Binary Op-Code: 0000 0110 00dd drrr

ddd Target resource rrr Operation

Two alternate sets of configuration registers can be selected by using the Select Foreground and Select Background Registers instructions. These registers are the Control, Segment Control, Address, Mask Register 1, and the PS and PD registers. An RSC instruction resets the Segment Control register count values for both the Destination and Source counters to the original Start limits. The Shift instructions shift the designated register one bit right or left. The right and left limits for shifting are determined by the CAM/RAM partitioning set in the Control register. The Comparand register is a barrel-shifter, and for the example of a device set to 64 bits of CAM executing a Shift Comparand Right instruction, bit 0 is moved to bit 63, bit 1 is moved to bit 0, and bit 63 is moved to bit 62. For a Shift Comparand Left instruction, bit 63 is moved to bit 0, bit 0 is moved to bit 1, and bit 62 is moved to bit 63. MR2 acts as a sliding mask, where for a Shift Right instruction bit 1 is moved to bit 0, while bit 0 "falls off the end," and bit 63 is replicated to bit 62. For a Shift Mask Left instruction, bit 0 is replicated to bit 1, bit 62 is moved to bit 63, and bit 63 "falls off the end." With shorter width CAM fields, the bit limits on the right or left move to match the width of CAM field.

Notes:

* Instruction cycle lengths given in Table 6 on page 15.

† If f=1, the instruction requires an absolute address to be supplied on the following cycle as Command write. The value supplied on the second cycle will update the address register. After operations involving M@[AR] or M@aaaH, the Address register will be incremented or decremented depending on the setting in the Control register.

INSTRUCTION SET SUMMARY

	INSTRU	JCTION	SET SUMMARY		
MNEMON	IC FORMAT		Instruction: Select Pers	istent Destinatio	n <i>Cont</i> .
INS dst.si	rc[msk],val		Operation	Mnemonic	Op-Code
	3, 1		Mem. at Highest-Prio. Match, Emp.		012DH
INS: Instruction mnemonic			Masked by MR1	SPDM@HM[MR1],E	012DH
dst: Destination of the data			Masked by MR2	SPD M@HM[MR2],E	01ADH
	1		Wideked by WitZ	Or Divious availant raj,c	OIADII
src: Source of the data			Mem. at Highest-Prio. Match, Skip	SPD M@HM,S	012EH
msk: Mask register used			Masked by MR1	SPD M@HM[MR1],S	016EH
val: Validity condition set a	t the location writter	1	Masked by MR2	SPD M@HM[MR2],S	01AEH
Instruction: Select Pers	istent Source		Mem. at HighPrio. Match, Random	SPD M@HM,R	012FH
Operation		On Code	Masked by MR1	SPD M@HM[MR1],R	016FH
		Op-Code	Masked by MR2	SPDM@HM[MR2],R	01AFH
Comparand Register	SPS CR	0000H	l <u>-</u>		
Mask Register 1	SPS MR1	0001H	Mem. at Next Free Addr., Valid	•	0134H
Mask Register 2 Memory Array at Addr. Reg.	SPS MR2 SPS M@[AR]	0002H 0004H	Masked by MR1	SPD M@NF[MR1],V	0174H
Memory Array at Address	SPS M@aaaH	0804H	Masked by MR2	SPD M@NF[MR2],V	01B4H
Mem. at Highest-Prio. Match	SPS M@HM	000411 0005H	Mam at Next Free Addr. Franti.	CDDM@NEE	012511
Welli. at riighest riio. Wateri	Of O Miller IIVI	000011	Mem. at Next Free Addr., Empty	SPDM@NF,E SPDM@NF[MR1],E	0135H 0175H
			Masked by MR1 Masked by MR2	SPD M@NF[MR2],E	0175H 01B5H
Instruction: Select Pers	istent Destination		Iviasked by Ivinz	SFD M@M[Mr[Mrz],L	UIDOII
Operation	Mnemonic (Op-Code	Mem. at Next Free Addr., Skip	SPD M@NF,S	0136H
Comparand Register	SPDCR	0100H	Masked by MR1	SPD M@NF[MR1],S	0176H
Masked by MR1	SPD CR[MR1]	0140H	Masked by MR2	SPD M@NF[MR2],S	01B6H
Masked by MR2	SPD CR[MR2]	0180H			
,			Mem. at Next Free Addr., Random	SPD M@NF,R	0137H
Mask Register 1	SPD MR1	0108H	Masked by MR1	SPD M@NF[MR1],R	0177H
Mask Register 2	SPD MR2	0110H	Masked by MR2	SPD M@NF[MR2],R	01B7H
Mem. at Addr. Reg. set Valid	SPD M@[AR],V	0124H			
Masked by MR1	SPDM@[AR][MR1],V	0164H	Instruction: Temporary (Command Overr	ide
Masked by MR2	SPD M@[AR][MR2],V	01A4H	Operation	Mnemonic	Op-Code
Managed Addition Committee of Francisco	ODD MOIADLE	040511	Control Register	TCO CT	0200H
Mem. at Addr. Reg. set Empty	SPD M@[AR],E	0125H	Segment Control Register	TCO SC	0210H
Masked by MR1 Masked by MR2	SPD M@[AR][MR1],E SPD M@[AR][MR2],E	0165H 01A5H	Read Next Free Address	TCO NF	0218H
Masked by MINZ	3FD M@[AN][MNZ],L	UIASIT	Address Register	TCO AR	0220H
Mem. at Addr. Reg. set Skip	SPD M@[AR],S	0126H	Read Persistent Source	TCO PS	0230H
Masked by MR1	SPD M@[AR][MR1],S	0166H	Read Persistent Destination	TCO PD	0238H
Masked by MR2	SPD M@[AR][MR2],S	01A6H			
			Instruction: Data Move		
Mem. at Addr. Reg. set Random	SPD M@[AR],R	0127H	Operation	Mnemonic	Op-Code
Masked by MR1	SPD M@[AR][MR1],R	0167H	Comparand Register from:		-
Masked by MR2	SPD M@[AR][MR2],R	01A7H	No Operation	NOP	0300H
	000110		Mask Register 1	MOV CR,MR1	0301H
Memory at Address set Valid	SPD M@aaaH,V	0924H	Mask Register 2	MOV CR,MR2	0302H
Masked by MR1	SPD M@aaaH[MR1],V	0964H	Memory at Address Reg.	MOV CR,[AR]	0304H
Masked by MR2	SPD M@aaaH[MR2],V	09A4H	Masked by MR1	MOV CR,[AR][MR1]	0344H
Memory at Addr. set Empty	SPDM@aaaH,E	0925H	Masked by MR2	MOV CR,[AR][MR2]	0384H
Masked by MR1	SPD M@aaaH[MR1],E	0965H			
Masked by MR2	SPD M@aaaH[MR2],E	09A5H	Memory at Address	MOV CR,aaaH	0B04H
			Masked by MR1	MOV CR,aaaH[MR1]	0B44H
Memory at Address set Skip	SPD M@aaaH,S	0926H	Masked by MR2	MOV CR,aaaH[MR2]	0B84H
Masked by MR1	SPD M@aaaH[MR1],S	0966H			
Masked by MR2	SPD M@aaaH[MR2],S	09A6H	Mem. at Highest-Prio. Match	MOV CR,HM	0305H
Mana at Addison a 15	CDD MCUD	000711	Masked by MR1	MOV CR,HM[MR1]	0345H
Mem. at Address set Random	SPD M@aaaH,R	0927H	Masked by MR2	MOV CR,HM[MR2]	0385H
Masked by MR1	SPD M@aaaH[MR1],R	0967H			
Masked by MR2	SPD M@aaaH[MR2],R	09A7H			
Mem at Highest Pric Match Volid	SDD MWHM//	012CH			
Mem. at Highest-Prio. Match, Valid Masked by MR1	SPD M@HM,V SPD M@HM[MR1],V	012CH 016CH			
Masked by MR2	SPD M@HM[MR2],V	01ACH			
I WIGGINGS BY WITE	C. Divice: invitivitive, v	O IAOI I	ı		

INSTRUCTION SET SUMMARY Continued

Instruction: Data Move	Continued		Memory at Next Free Address,	No Change to Validit	v hits from:
		Up C-4-	Comparand Register	MOV NF,CR	.y bits, iroiii. 0330H
Operation	Mnemonic	Op-Code	Masked by MR1	MOV NF,CR[MR1]	0370H
Mask Register 1 from:			Masked by MR2	MOV NF,CR[MR2]	03B0H
Comparand Register	MOV MR1,CR	0308H	Mask Register 1	MOV NF,MR1	0331H
No Operation	NOP	0309H	Mask Register 2	MOV NF,MR2	0332H
Mask Register 2	MOV MR1,MR2	030AH	Widok Regioter 2	WOV WI, WILL	000211
Memory at Address Reg.	MOV MR1,[AR]	030CH	Memory at Next Free Address,	Location set Valid, fr	om:
Memory at Address	MOV MR1,aaaH	0B0CH	Comparand Register	MOV NF,CR,V	0334H
Mem. at Highest-Prio. Match	MOV MR1,HM	030DH	Masked by MR1	MOV NF, CR[MR1], V	0374H
			Masked by MR2	MOV NF, CR[MR2], V	03B4H
Mask Register 2 from:			Mask Register 1	MOV NF,MR1,V	0335H
Comparand Register	MOV MR2,CR	0310H	Mask Register 2	MOV NF,MR2,V	0336H
Mask Register 1	MOV MR2,MR1	0311H	Wask Negister 2	IVIO V IVI ,IVII VZ, V	000011
No Operation	NOP	0312H	1	S41	
Memory at Address Reg.	MOV MR2,[AR]	0314H	Instruction: Validity Bit C	Control	
Memory at Address	MOV MR2,aaaH	0B14H	Operation	Mnemonic	Op-Code
Mem. at Highest-Prio. Match	· · · · · · · · · · · · · · · · · · ·	0315H	Set Validity bits at Address Re		•
Monni de riigirose i rioi Matori	100 V 1011 (2,1 1101	001011	Set Valid	VBC [AR],V	0424H
Memory at Address Register, N	lo Change to Validity k	nite from:	Set Empty	VBC [AR],E	0425H
,	•	0320H	Set Skip	•	042311 0426H
Comparand Register	MOV [AR],CR		· ·	VBC [AR],S	
Masked by MR1	MOV [AR], CR[MR1]	0360H	Set Random Access	VBC [AR],R	0427H
Masked by MR2	MOV [AR],CR[MR2]	03A0H	Cat Validity bits at Address		
Mask Register 1	MOV [AR],MR1	0321H	Set Validity bits at Address	V/DC appli V/	000411
Mask Register 2	MOV [AR],MR2	0322H	Set Valid	VBC aaaH,V	0C24H
			Set Empty	VBC aaaH,E	0C25H
Memory at Address Register, L	·		Set Skip	VBC aaaH,S	0C26H
Comparand Register	MOV [AR],CR,V	0324H	Set Random Access	VBC aaaH,R	0C27H
Masked by MR1	MOV [AR],CR[MR1],\	√ 0364H			
Masked by MR2	MOV [AR], CR[MR2], \	√ 03A4H	Set Validity bits at Highest-Prior	•	
Mask Register 1	MOV [AR],MR1,V	0325H	Set Valid	VBC HM,V	042CH
Mask Register 2	MOV [AR],MR2,V	0326H	Set Empty	VBC HM,E	042DH
	• •		Set Skip	VBC HM,S	042EH
Memory at Address, No Chang	e to Validity bits, from	:	Set Random Access	VBC HM,R	042FH
Comparand Register	MOV aaaH,CR	0B20H			
Masked by MR1	MOV aaaH,CR[MR1]	0B60H	Set Validity bits at All Matching	Locations	
Masked by MR2	MOV aaaH,CR[MR2]	0BA0H	Set Valid	VBC ALM,V	043CH
Mask Register 1	MOV aaaH,MR1	0B21H	Set Empty	VBC ALM,E	043DH
Mask Register 2	MOV aaaH,MR2	0B2111	Set Skip	VBC ALM,S	043EH
Wask Register 2	WOV addi 1,WINZ	ODZZII	Set Random Access	VBC ALM,R	043FH
Memory at Address, Location s	set Valid, from:		l		
Comparand Register	MOV aaaH,CR,V	0B24H	Instruction: Compare		
Masked by MR1	MOV aaaH,CR[MR1],		Operation	Mnemonic	Op-Code
Masked by MR2	MOV aaaH,CR[MR2],		Compare Valid Locations	CMPV	0504H
Mask Register 1	MOV aaaH,MR1,V	0B25H	Compare Empty Locations	CMPE	0505H
Mask Register 2	MOV aaaH,MR2,V	0B26H	Compare Skipped Locations	CMPS	0506H
Wask register 2	IVIO V dddi 1,IVII (2, V	OBZOIT	Comp. Random Access Locations		0507H
Memory at Highest-Priority Matc	h, No Change to Validit	y bits,from:			
Comparand Register	MOV HM,CR	0328H	Instruction: Special Instr	ructions	
Masked by MR1	MOV HM,CR[MR1]	0368H	Operation	Mnemonic	Op-Code
Masked by MR2	MOV HM,CR[MR2]	03A8H			•
Mask Register 1	MOV HM,MR1	0329H	Shift Comparand Right	SFT CR, R	0600H
Mask Register 2	MOV HM,MR2	032AH	Shift Comparand Left	SFT CR, L	0601H
Wask Register 2	IVIO V I IIVI,IVII VZ	002/411	Shift Mask Register 2 Right	SFT M2, R	0610H
			Shift Mask Register 2 Left	SFT M2, L	0611H
Memory at Highest-Priority Mat			Select Foreground Registers	SFR	0618H
Comparand Register	MOV HM,CR,V	032CH	Select Background Registers	SBR	0619H
Masked by MR1	MOV HM,CR[MR1],V		Reset Seg. Cont. Reg. to Initial Val.	RSC	061AH
Masked by MR2	MOV HM,CR[MR2],V	03ACH			
Mask Register 1	MOV HM,MR1,V	032DH			
Mask Register 2	MOV HM,MR2,V	032EH			
_	•				
			I		

INSTRUCTION SET SUMMARY Continued

		CYCLETYP	E	
CYCLE LENGTH	Command Write	Command Read	Data Write	Data Read
Short	MOV reg, reg TCO reg (except CT) TCO CT (non-reset, HMA invalid) SPS, SPD, SFR SBR, RSC, NOP		Comparand register (not last segment) Mask register (not last segment)	
Medium	MOV reg, mem TCO CT (reset) VBC (NFA invalid)	Status register or 16-bit register	Memory array (NFA invalid)	Comparand register Mask register
Long	MOV mem, reg TCO CT (non-reset, HMA valid) CMP VBC (NFA valid)		Memory array (NFA valid) Comparand register (last segment) Mask register (last segment)	Memory array

Note: The specific timing requirements for Short, Medium, and Long cycles are given in the Switching Characteristics Section under the tELEH parameter. For two cycle Command Writes (TCO reg or any instruction with "aaaH" as the source or destination), the first cycle is short, and the second cycle will be the length given.

Table 6: Instruction Cycle Lengths

REGISTER BIT ASSIGNMENTS

15	14			9	8	7	6	5	4	3	2	1	0		
RST			Rese	erved			CAN	1/RAM I	Part.	Comp	. Mask	AR In	c/Dec	Reserved	
R E S E T = 0	Must be Set = 000000						48 CAN 32 CAN 16 CAN 48 RAN 32 RAN 16 RAN	1/48 RAI	M = 001 M = 010 M = 011 M = 100 M = 101 M = 110	MR MR No C	e = 00 1 = 01 2 = 10 Change	Decre	able 10 nange	Must t	
Note:	e: D15 reads back as 0.														

Table 7: Control Register Bit Assignments

REGISTER BIT ASSIGNMENTS Continued

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDL	DC	DCSL DCEL		EL	SSL	SCSL		SCEL		LDC	DSCV		LSC	SS	CV
Set Dest. Seg. Limits = 0 No Chng. = 1	Co St Lir	nation unt art mit)–11	ation Destination Set Count Source rt End Seg. Limit Limits		Co St	urce unt art mit I–11	Sou Co Ei Lir =00	unt nd nit	Load Dest. Seg. Count = 0 No Chng. = 1	S Co Va	nation eg. ount llue)–11	Load Src. Seg. Count = 0 No Chng. = 1	Sou Se Coo Val =00	g. unt ue	

Note: D15, D10, D5, and D2 read back as 0s.

Table 8: Segment Control Register Bit Assignments

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3640L	0	0	0	0	0	0	0	0	Next Free Address, NF7-0							
5640L	0	0	0	0	0	0	0	Next Free Address, NF8-0								

Note: The Next Free Address register is read only, and is accessed by performing a Command Read cycle immediately following a TCO NF instruction.

Table 9: Next Free Address Register Bit Assignments

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	/FL	/MM	Skip	Empty	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3640L	0	0	0	0	0	0	0		Ма	tch Add	dress, A	4M7–A	M0			/MF
5640L	0	0	0	0	0	0	Match Address, AM8–AM0						/MF			

Note: The Status register is read only, and is accessed by performing Command Read cycles. On the first cycle, bits 15–0 will be output, and if a second Command Read cycle is issued immediately after the first Command Read cycle, bits 31–16 will be output.

Table 10: Status Register Bit Assignments

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3640L		Device ID = 341H										PS				
5640L		Device ID = 541H										Р	S			

Note: The Persistent Source register is read only, and is accessed by performing a Command Read cycle immediately following a TCO PS instruction.

Table 11: Persistent Source Register Bit Assignments

OPERATIONAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Voltage on all other pins

Temperature under bias Storage Temperature DC Output Current -0.5 to 4.6 Volts -0.5 to VCC +0.5 Volts (-2 Volts for 10 ns, measured at the 50% point)

-55°C to 125°C -55°C to 125°C

20 mA (per output, one at a time, one

second duration.

Stresses exceeding those listed under Absolute Maximum Ratings may include failure. Exposure to absolute maximum ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

All voltages referenced to GND.

OPERATING CONDITIONS (voltages referenced to GND at the device pin)

Symbol	Parameter	Min	Typical	Max	Units	Notes	
V_{CC}	Operating Supply Voltage			3.3	3.6	Volts	
V_{IH}	Input Voltage Logic 1				V _{CC} + 0.5	Volts	
V_{IL}	Input Voltage Logic 0				0.8	Volts	1, 2
T _A	Ambient Operating	Commercial	0		70	°C	Still Air
	Temperature	Industrial	-40		85	°C	

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Typical	Max	Units	Notes	
ICC	Average Power Supply Current			20	30	mA	t _{ELEL} = t _{ELEL} (min); 9
I _{CC(SB)}	Stand-by Power Supply Current				2	mA	/E = HIGH
V _{OH}	Output Voltage Logic 1					Volts	$I_{OH} = -2.0$ mA
V _{OL}	Output Voltage Logic 0				0.4	Volts	I _{OL} = 4.0mA
I _{IZ}	Input Leakage Current	Others	-2		+2	μΑ	$V_{SS} \le V_{IN} \le V_{CC}$
		/RESET	6	9	12	Kohms	V _{IN} = 0 V
I _{OZ}	Output Leakage Current		-10		10	μΑ	$V_{SS} \le V_{OUT} \le V_{CC}$
							DQ _N = High Impedance


CAPACITANCE

Symbol	Parameter	Max	Units	Notes
C _{IN}	Input Capacitance	6	pF	f = 1 MHz, V _{IN} = 0 V
C _{OUT}	Output Capacitance	7	pF	f=1 MHz, V _{OUT} =0 V

ACTEST CONDITIONS

Input Signal Transitions	0.0 Volts to 3.0 Volts
Input Signal Rise Time	< 3 ns
Input Signal Fall Time	< 3 ns
Input Timing Reference Level	1.5 Volts
Output Timing Reference Level	1.5 Volts

SWITCHING TEST FIGURES



SWITCHING TEST FIGURES COMPONENT VALUES

Component		Value	Units
VCC		3.3	Volts
R1		635	Ohms
R2		702	Ohms
C1 (includes jig)	Test Load A	30	pF
	Test Load B	5	pF


SWITCHING CHARACTERISTICS (see note 3)


		Cy	/cle Time	-7	0	-9		
No	Symbol	Parameter (all times in nanoseconds	s)	Min	Max	Min	Max	Notes
1	t _{ELEL}	Chip Enable Compare Cycle Time		70		90		
2	t _{ELEH}	Chip Enable LOW Pulse Width S	hort Cycle:	15		25		4
		Med	lium Cycle:	35		50		4
		L	ong Cycle:	55		75		4
3	t _{EHEL}	Chip Enable HIGH Pulse Width		15		15		
4	t _{CVEL}	Control Input to Chip Enable LOW Set-	-up Time	2		2		5
5	t _{ELCX}	Control Input from Chip Enable LOW F	Hold Time	10		10		5
6	t _{ELQX}	Chip Enable LOW to Outputs Active		3		3		6
7	t _{ELQV}	Chip Enable LOW to Outputs Valid			30		50	4,6
					52		75	4,6
8	t _{EHQZ}	Chip Enable HIGH to Outputs High-Z		3	10	3	15	7
9	t _{DVEL}	Data to Chip Enable LOW Set-up Time	e	2		2		
10	t _{ELDX}	Data from Chip Enable LOW Hold Tim	ie	10		10		
11	t _{ELFFV}	Chip Enable LOW to Full Flag Valid			50		75	
12	^t EHMFX	Chip Enable HIGH to /MF, /MM Invalid		0		0		
13	^t EHMFV	Chip Enable HIGH to /MF, /MM Valid			18		25	
14	^t RLRH	Reset LOW Pulse Width		100		100		8


Notes:

- 1. -1.0V for a duration of 10 ns measured at the 50% amplitude points for Input-only lines (Figure 5).
- 2. Common I/O lines are clamped, so that signal transients cannot fall below -0.5V.
- 3. At $0 70^{\circ}$ C and Vcc(min) to Vcc(max).
- 4. See Table 6.
- 5. Control signals are /W and /CM.
- 6. With load specified in Figure 4, Test Load A.
- 7. With load specified in Figure 4, Test Load B.
- 8. /E must be HIGH during this period to ensure accurate default values in the configuration registers.
- 9. With output and I/O pins unloaded.

TIMING DIAGRAMS








ORDERING INFORMATION

Part Number	Organization	Cycle Time	Package	Temperature	Voltage
MU9C3640L - 90TZC	256x64	90ns	32-PIN LQFP	0-70° C	3.3 ± 0.3
MU9C3640L - 70TZC	256x64	70ns	32-PIN LQFP	0-70° C	3.3 ± 0.3
MU9C3640L - 90TZI	256x64	90ns	32-PIN LQFP	-40–85° C	3.3 ± 0.3
MU9C5640L - 90TZC	512x64	90ns	32-PIN LQFP	0-70° C	3.3 ± 0.3
MU9C5640L - 70TZC	512x64	70ns	32-PIN LQFP	0-70° C	3.3 ± 0.3
MU9C5640L - 90TZI	512x64	90ns	32-PIN LQFP	-40–85° C	3.3 ± 0.3

PACKAGE OUTLINE



Dimensions are in mm.

Dim	A1	A2	b	С	D	E	е	Hd	He	L1	L
Min	.05	1.35	.30	.09	7.00	7.00	.80	9.00	9.00	1.00	.45
Max	.15	1.45	.45	.02			nom			nom	.75

MUSIC Semiconductors Agent or Distributor:

MUSIC Semiconductors reserves the right to make changes to its products and specifications at any time in order to improve on performance, manufacturability, or reliability. Information furnished by MUSIC is believed to be accurate, but no responsibility is assumed by MUSIC Semiconductors for the use of said information, nor for any infringement of patents or of other third party rights which may result from said use. No license is granted by implication or otherwise under any patent or patent rights of any MUSIC company. ©Copyright 2001, MUSIC Semiconductors



USA Headquarters

MUSIC Semiconductors 1521 California Circle Milpitas, CA 95035 USA

Tel: 408 869-4600 Fax: 408 942-0837

USA Only: 800/933-1550 Tech. Support

Tel: +63 49 549-1480

Asian Sales Office European Sales Office

MUSIC Semiconductors MUSIC Semiconductors Special Export Processing Zone Saville Court, Saville Place Carmelray Industrial Park Clifton, Bristol BS8 4EJ Canlubang, Calamba, Laguna UK

Tel: (44) 117-973-4444 Fax: (44) 117-923-7598

http://www.musicsemi.com email: info@musicsemi.com

Fax: +63 49 549-1024 888/226-6874 Product Info. Sales Tel/Fax: +632 723-62 15

Philippines