



8M-BIT [1M x8] CMOS EPROM

FEATURES

- 1M x 8 organization
- Single +5V power supply
- +12.5V programming voltage
- Fast access time: 100/120/150 ns
- · Totally static operation
- · Completely TTL compatible

- Operating current: 60mAStandby current: 100uA
- · Package type:
 - 32 pin ceramic DIP, plastic DIP
 - 32 pin PLCC/SOP
 - 32 pin TSOP


GENERAL DESCRIPTION

The MX27C8000 is a 5V only, 8M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 1M words by 8 bits per word, operates from a single +5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM


programmers may be used. The MX27C8000 supports a intelligent fast programming algorithm which can result in programming time of less than two minutes.

This EPROM is packaged in industry standard 32 pin dual-in-line packages, 32 lead PLCC, 32 lead TSOP and 32 lead SOP packages.

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A19	Address Input
Q0~Q7	Data Input/Output
CE	Chip Enable Input
OE/VPP	Output Enable Input/Program Supply Voltage
VCC	Power Supply Pin (+5V)
GND	Ground Pin



FUNCTIONAL DESCRIPTION

THE ERASURE OF THE MX27C8000

The MX27C8000 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase a MX27C8000. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms (Å) - with intensity of 12,000 uW/cm² for 15 to 20 minutes. The MX27C8000 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27C8000, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than that with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27C8000 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

THE PROGRAMMING OF THE MX27C8000

When the MX27C8000 is delivered, or it is erased, the chip has all 8M bits in the "ONE" or HIGH state. "ZEROs" are loaded into the MX27C8000 through the procedure of programming.

For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. When programming an MXIC EPROM, a 0.1uF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

FAST PROGRAMMING

The device is set up in the <u>fast</u> programming mode when the programming voltage $\overline{OE/VPP} = 12.75V$ is applied, with VCC = 6.25 V (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 50us pulse to the \overline{CE} input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed,

the data in all address is verified at VCC = $5V \pm 10\%$.

PROGRAM INHIBIT MODE

Programming of multiple MX27C8000s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX27C8000 may be common. A TTL low-level program pulse applied to an MX27C8000 \overline{CE} input with $\overline{OE}/VPP = 12.5 \pm 0.5$ Vwill program that MX27C8000. A high-level \overline{CE} input inhibits the other MX27C8000s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with OE/VPPand \overline{CE} , at \overline{VIL} , data should be verified tDV after the falling edge of \overline{CE} .

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25 \,^{\circ}\text{C} \pm 5 \,^{\circ}\text{C}$ ambient temperature range that is required when programming the MX27C8000.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C8000, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q7) defined as the parity bit.

READ MODE

The MX27C8000 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the



output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the outputs tOE after the falling edge of \overline{OE} 's, assuming that \overline{CE} has been LOW and addresses have been stable for at least tACC - tOE.

STANDBY MODE

The MX27C8000 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when \overline{CE} is at VCC \pm 0.3 V. The MX27C8000 also has a TTL-standby mode which reduces the maximum \overline{VCC} current to 1.5 mA. It is placed in TTL-standby when \overline{CE} is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

			PINS		
MODE	CE	OE/VPP	Α0	А9	OUTPUTS
Read	VIL	VIL	X	X	DOUT
Output Disable	VIL	VIH	Х	X	High Z
Standby (TTL)	VIH	Х	Х	Х	High Z
Standby (CMOS)	VCC±0.3V	Х	Х	Х	High Z
Program	VIL	VPP	X	X	DIN
Program Verify	VIL	VIL	Х	X	DOUT
Program Inhibit	VIH	VPP	Х	Х	High Z
Manufacturer Code(3)	VIL	VIL	VIL	VH	C2H
Device Code(3)	VIL	VIL	VIH	VH	80H

NOTES: 1. VH = $12.0 \text{ V} \pm 0.5 \text{ V}$


2. X = Either VIH or VIL

3. A1 - A8 = A10 - A19 = VIL(For auto select)

 See DC Programming Characteristics for VPP voltage during programming.




Fligure 1. FAST PROGRAMMING FLOW CHART






SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS





ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
V9 & VPP	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE:

Specifications contained within the following tables are subject to change.

DC/AC Operating Condition for Read Operation

		MX27C8000				
		-10	-12	-15		
Operationg Temperature	Commercial	0 °C to 55 °C	0℃ to 70℃	0°C to 70°C		
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%		

DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		60	mA	CE = VIL, f=5MHz, lout = 0mA
IPP	VPP Supply Current Read		10	uA	$\overline{\text{CE}} = \overline{\text{OE}} = \text{VIL}, \text{VPP} = 5.5\text{V}$

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
CVPP	VPP Capacitance	18	25	pF	VPP = 0V	



AC CHARACTERISTICS

		27C80	<u>00-10</u>	27C80	00-12	27C800	<u> </u>		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		100		120		150	ns	CE = OE = VIL
tCE	Chip Enable to Output Delay		100		120		150	ns	ŌĒ = VIL
tOE	Output Enable to Output Delay		40		50		65	ns	CE = VIL
tDF	OE High to Output Float, or CE High to Output Float	0	30	0	35	0	50	ns	
tOH	Output Hold from Address, CE or OE which ever occurred first	0		0		0		ns	

DC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		٧	IOH = -0.40mA
VOL	Output Low Voltage		0.4	٧	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	٧	
VIL	Input Low Voltage	-0.3	0.8	٧	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	٧	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE = VIL
VCC1	Fast Programming Supply Voltage	6.00	6.50	٧	
VPP1	Fast Programming Voltage	12.5	13.0	V	


AC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0			us	
tDS	Data Setup Time	2.0			us	
tAH	Address Hold Time	0			us	
tDH	Data Hold Time	2.0			us	
tDFP	Chip Enable to Output Float Delay	0		130	ns	
tVPS	VPP Setup Time	2.0			us	
tPW	CE Program Pulse Width		50		us	
tVCS	VCC Setup Time	2.0			us	
tDV	Data Valid from CE			150	ns	
tOEH	OE/VPP Hold Time	2.0			us	
tVR	OE/VPP Recovery Time	2.0			us	




WAVEFORMS

READ CYCLE



FAST PROGRAMMING ALGORITHM WAVEFORMS





ORDERING INFORMATION CERAMIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	PACKAGE
MX27C8000DC-10	100	60	100	32 Pin DIP
MX27C8000DC-12	120	60	100	32 Pin DIP
MX27C8000DC-15	150	60	100	32 Pin DIP

PLASTIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	PACKAGE
MX27C8000PC-10	100	60	100	32 Pin DIP
MX27C8000QC-10	100	60	100	32 Pin PLCC
MX27C8000MC-10	100	60	100	32 Pin SOP
MX27C8000TC-10	100	60	100	32 Pin TSOP
MX27C8000PC-12	120	60	100	32 Pin DIP
MX27C8000QC-12	120	60	100	32 Pin PLCC
MX27C8000MC-12	120	60	100	32 Pin SOP
MX27C8000TC-12	120	60	100	32 Pin TSOP
MX27C8000PC-15	150	60	100	32 Pin DIP
MX27C8000QC-15	150	60	100	32 Pin PLCC
MX27C8000MC-15	150	60	100	32 Pin SOP
MX27C8000TC-15	150	60	100	32 Pin TSOP




PACKAGE INFORMATION

32-PIN CERDIP(MSI) WITH WINDOW (600mil)

ITEM	MILLIMETERS	INCHES
Α	42.26 max	1.665 max
В	1.90 ± .38	$.075 \pm .015$
С	2.54 [TP]	.100 [TP]
D	.46 [REF]	.018 [REF]
Е	38.07	1.500
F	1.42 [REF]	.056 [REF]
G	3.43 ± .38	.135 ± .015
Н	.96 ± .43	$.038 \pm .017$
1	4.06	.160
J	5.00	.203
K	15.58 ± .13	.614 ± .005
L	$13.20\pm.38$.520 ± .015
М	.25 [REF]	.010 [REF]
N	ø8.12	ø.320


NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.



32-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES	
Α	42.13 max.	1.660 max.	
В	1.90 [REF]	.075 [REF]	
С	2.54 [TP]	.100 [TP]	
D	.46 [Typ.]	.018 [Typ.]	
Е	38.07	1.500	
F	1.27 [Typ.]	.050 [Typ.]	
G	$3.30 \pm .25$	$.130\pm.010$	
Н	.51 [REF]	.020 [REF]	
1	$3.94 \pm .25$	$.155\pm.010$	
J	5.33 max.	.210 max.	
K	15.22 ± .25	.600 ± .010	
L	13.97 ± .25	$.550\pm.010$	
М	.25 [Typ.]	.010 [Typ.]	

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.






PACKAGE INFORMATION

32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)

ITEM	MILLIMETERS	INCHES
Α	12.44 ± .13	.490 ± .005
В	$11.50\pm.13$.453 ± .005
С	$14.04\pm.13$.553 ± .005
D	14.98 ± .13	.590 ± .005
E	1.93	.076
F	$3.30 \pm .25$.130 ± .010
G	$2.03\pm.13$	$.080 \pm .005$
Н	.51 ± .13	$.020\pm.005$
I	1.27 [Typ.]	.050 [Typ.]
J	.71[REF]	.028[REF]
K	.46 [REF]	.018 [REF]
L	10.40/12.94	.410/.510
	(W) (L)	(W) (L)
М	.89 R	.035 R
N	.25 (TYP.)	.010 (TYP.)


NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.



32-PIN PLASTIC SOP(450 mil)

ITEM	MILLIMETERS	INCHES	
Α	20.95 max.	.825 max.	
В	1.00 [REF]	.039 [REF]	
С	1.27 [TP]	.050 [TP]	
D	.40 [Typ.]	.016 [Typ.]	
Е	.05 min.	.002 min.	
F	3.05 max.	.120 max.	
G	2.69 ± .13	.106 ± .005	
Н	14.12 ± .25	$.556\pm.010$	
1	11.30 ± .13	.445 ± .005	
J	1.42	.056	
K	.20 [Typ.]	.008 [Typ.]	
L	.79	.031	

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.






32-PIN PLASTIC TSOP

ITEM	MILLIMETERS	INCHES	
Α	$20.0 \pm .20$	$.078 \pm .006$	
В	$18.40 \pm .10$	$.724 \pm .004$	
С	8.20 max.	.323 max.	
D	.15[Typ.]	.006[Typ.]	
E	.80[Typ.]	.031[Typ.]	
F	$.20\pm .10$	$.008 \pm .004$	
G	.30 ± .10	$.012\pm.004$	
Н	.50[Typ.]	.020[Typ.]	
ı	.45 max.	.018 max.	
J	0 ~ .20	0 ~ .008	
K	1.00 ± .10	$.039 \pm .004$	
L	1.27 max.	.050 max.	
М	.50	.020	
N	0 ~ 5°	.500	

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.







Revision History

Revision No.	Description	Page	Date
2.0	1) Eliminate Interactive Programming Mode.	_	5/30/1997
	2) Programming pulse change from 100us to 50us.		
3.0	1)Partial specification change for 100ns speed grade		7/18/1997
	1-1) SWITCHING TEST Condition CL = 100pF> CL = 60pF		
	1-2) Operating Temperature 0 °C to 70 °C> 0 °C to 55 °C		
	1-3) Vcc, 5V ± 10%> 5V ± 5%		
	2)IPP1 100uA> 10uA.		
3.1	1)Partial specification change for 100ns speed grade,		12/19/1997
	VCC:5V ± 5%>5V ± 10%		
3.2	Added 32pin TSOP package type	P1,12	OCT/20/1999
3.3	Correcting Ordering Information	P9	OCT/21/1999

P/N: PM00259 REV. 3.3, OCT. 21, 1999