Index of /ds/FS/


	Name	Last modif	ied	Size	Description
	Parent Directory				
	FSB560.pdf	22-Dec-99	00:08	208K	
	FSB560A.pdf	22-Dec-99	00:08	208K	
	FSB619.pdf	22-Dec-99	00:08	27K	
	FSB660.pdf	22-Dec-99	00:08	209K	
	FSB660A.pdf	22-Dec-99	00:08	209K	
	FSB6726.pdf	22-Dec-99	00:08	23K	
	FSBCW30.pdf	22-Dec-99	00:08	43K	
<u>L</u>	FST16209.pdf	31-Dec-99	00:00	134K	
	FST16210.pdf	31-Dec-99	00:00	110K	
<u>[</u>]_	FST16211.pdf	31-Dec-99	00:00	213K	
	FST16212.pdf	31-Dec-99	00:00	155K	
	FST16213.pdf	31-Dec-99	00:00	153K	
	FST16232.pdf	31-Dec-99	00:00	98K	
	FST16233.pdf	31-Dec-99	00:00	97K	
<u> </u>	FST162861.pdf	09-Jan-00	00:00	163K	
	FST16292.pdf	31-Dec-99	00:00	95K	
	FST16861.pdf	09-Jan-00	00:00	88K	
	FST3125.pdf	31-Dec-99	00:00	123K	
	FST3126.pdf	31-Dec-99	00:00	121K	
	FST3244.pdf	31-Dec-99	00:00	103K	
	FST3245.pdf	31-Dec-99	00:00	110K	
	FST3253.pdf	31-Dec-99	00:00	138K	
	FST3257.pdf	31-Dec-99	00:00	96K	

	FST3345.pdf	31-Dec-99	00:00	119K
	FST3383.pdf	22-Dec-99	00:08	50K
	FST3384.pdf	31-Dec-99	00:00	99K
	FST3384A.pdf	22-Dec-99	00:08	90K
	FST6800.pdf	31-Dec-99	00:00	121K
	FSTD16211.pdf	21-Dec-99	00:00	227K
	FSTU32160.pdf	22-Dec-99	00:08	108K
	FSTU32160A.pdf	22-Dec-99		108K
 Fì	FSTU3257.pdf	21-Dec-99		81K
Fì	_			
 	FSTU3384.pdf	31-Dec-99		99K
	FSTU6800.pdf	31-Dec-99		181K
	FSTU6800A.pdf	31-Dec-99	00:00	182K



July 1998

FSB560 / FSB560A



SuperSOT[™]-3 (SOT-23)

NPN Low Saturation Transistor

These devices are designed with high current gain and low saturation voltage with collector currents up to 2A continuous.

Absolute Maximum Ratings* T_{A = 25°C unless otherwise noted}

Symbol	Parameter	FSB560/FSB560A	Units
V _{CEO}	Collector-Emitter Voltage	60	V
V _{CBO}	Collector-Base Voltage	80	V
V _{EBO}	Emitter-Base Voltage	5	V
Ic	Collector Current - Continuous	2	А
T _{J,} T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

NOTES:

- 1) These ratings are based on a maximum junction temperature of 150 $^{\circ}\text{C}.$
- 2) These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

Thermal Characteristics T_{A = 25°C unless otherwise noted}

Symbol	Characteristic	Max	Units
		FSB560/FSB560A	
P _D	Total Device Dissipation	500	mW
R _θ JA	Thermal Resistance, Junction to Ambient	250	°C/W

NPN	Low	Saturation	Transistor

(continued)


Electrical Characteristics


T_{A = 25°C} unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Max	Units
OFF CHAI	RACTERISTICS				
BV _{CEO}	Collector-Emitter Breakdown Voltage	I _C = 10 mA	60		V
BV _{CBO}	Collector-Base Breakdown Voltage	I _C = 100 μA	80		V
BV _{EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA	5		V
I _{CBO}	Collector Cutoff Current	V _{CB} = 30 V		100	nA
		V _{CB} = 30 V, T _A =100°C		10	uA
I _{EBO}	Emitter Cutoff Current	V _{EB} = 4V		100	nA
ON CHAR	ACTERISTICS*			ı	
h _{FE}	DC Current Gain	I _C = 100 mA, V _{CE} = 2 V	70		-
		I _C =500mA, V _{CE} =2V FSB560	100	300	
		FSB560A	250	550	
		I _C = 1 A, V _{CE} = 2 V	80		
		I _C = 2 A, V _{CE} = 2 V	40		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	I _C = 1 A, I _B = 100 mA		300	mV
,		I _C = 2 A, I _B =200 mA FSB560		350	
		FSB560A		300	
V _{BE(sat)}	Base-Emitter Saturation Voltage	I _C = 1 A, I _B = 100 mA		1.25	V
V _{BE(on)}	Base-Emitter On Voltage	I _C = 1 A, V _{CE} = 2 V		1	V
SMALL SI	GNAL CHARACTERISTICS				
C _{obo}	Output Capacitance	V _{CB} = 10 V, I _E = 0, f = 1MHz		30	pF
f _T	Transition Frequency	I _C = 100 mA,V _{CE} = 5 V, f=100MHz	75		-


*Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%$


Typical Characteristics

















SSOT-3 Embossed Carrier Tape

Configuration: Figure 3.0






Dimensions are in millimeter														
Pkg type A0 B0 W D0 D1 E1 E2 F P1 P0 K0 T Wc							Тс							
SSOT-3 (8mm)	3.15 +/-0.10	2.77 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.125 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.30 +/-0.10	0.228 +/-0.013	5.2 +/-0.3	0.06 +/-02


Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)
Component Rotation



Sketch C (Top View)
Component lateral movement

DETAIL AA


SSOT-3 Reel Configuration: Figure 4.0




Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9

SuperSOT™-3 Tape and Reel Data and Package Dimensions, continued


SuperSOT™-3 (FS PKG Code 32)






Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0097



LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

SUPER SOT , 3 LEADS

- 1. STANDARD LEAD FINISH TO BE 150 MICROINCHES / 3.81 MICROMETERS MINIMUM TIN/LEAD (SOLDER) ON COPPER.
- 2. NO JEDEC REGISTRATION AS OF DEC. 1995.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

FACT Quiet Series TM Quiet Series TM SuperSOT TM-3 SuperSOT TM-6 GTO TM SuperSOT TM-8 TinyLogic TM TinyLogic TM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms


Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



Discrete Power & Signal Technologies

July 1998

FSB619



SuperSOT[™]-3 (SOT-23)

NPN Low Saturation Transistor

These devices are designed with high current gain and low saturation voltage with collector currents up to 3A continuous.

Absolute Maximum Ratings* TA = 25°C unless otherwise noted

Symbol	Parameter	FSB619	Units
V _{CEO}	Collector-Emitter Voltage	50	V
V _{CBO}	Collector-Base Voltage	50	V
V _{EBO}	Emitter-Base Voltage	5	V
Ic	Collector Current - Continuous	2	А
T _{J,} T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

NOTES

- 1) These ratings are based on a maximum junction temperature of 150°C.
- 2) These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

Thermal Characteristics T_{A = 25°C unless otherwise noted}

Symbol	Characteristic	Max	Units
		FSB619	
P _D	Total Device Dissipation* Derate above 25°C	500 4	mW mW/°C
R _θ JA	Thermal Resistance, Junction to Ambient	250	°C/W

*Device mounted on FR-4 PCB 4.5" X 5"; mounting pad 0.02 in² of 2oz copper.

NPN Low Saturation Transistor

(continued)

Ele	ctr	ica	I Characteristics	T _{A = 25°C unless otherwise note}
_				


Symbol	Parameter	Test Conditions	Min	Max	Units
OFF CHAF	RACTERISTICS				
BV _{CEO}	Collector-Emitter Breakdown Voltage	I _C = 10 mA	50		V
BV _{CBO}	Collector-Base Breakdown Voltage	I _C = 100 μA	50		V
BV _{EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA	5		V
I _{CBO}	Collector Cutoff Current	V _{CB} = 40 V		100	nA
I _{EBO}	Emitter Cutoff Current	V _{EB} = 4V		100	nA
I _{CES}	Collector Emitter Cutoff Current	V _{CES} = 40 V		100	nA
ON CHAR	ACTERISTICS*				
h _{FE}	DC Current Gain	I _C = 10 mA, V _{CE} = 2V	200		-
		$I_C = 200 \text{ mA}, V_{CE} = 2V$	300		
		$I_C = 1A$, $V_{CE} = 2V$	200		
		$I_C = 2A$, $V_{CE} = 2V$	100		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	$I_C = 100 \text{ mA}, I_B = 10 \text{ mA}$		20	mV
, ,		$I_C = 1 \text{ A}, I_B = 10 \text{ mA}$		235	
		$I_C = 2 \text{ A}, I_B = 50 \text{ mA}$		320	
V _{BE(sat)}	Base-Emitter Saturation Voltage	I _C = 2 A, I _B = 50 mA		1	V
V _{BE(on)}	Base-Emitter On Voltage	I _C = 2 A, V _{CE} = 2 V		1	V
SMALL SI	GNAL CHARACTERISTICS				
Cobo	Output Capacitance	V _{CB} = 10 V, I _E = 0, f = 1MHz		30	pF
f _T	Transition Frequency	I _C = 50 mA,V _{CE} = 10 V, f=100MHz	100		-

*Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%$



July 1998

FSB660 / FSB660A



SuperSOT[™]-3 (SOT-23)

PNP Low Saturation Transistor

These devices are designed with high current gain and low saturation voltage with collector currents up to 2A continuous.

Absolute Maximum Ratings* $T_{A=25^{\circ}\text{C unless otherwise noted}}$

Symbol	Parameter	FSB660/FSB660A	Units
V _{CEO}	Collector-Emitter Voltage	60	V
V _{CBO}	Collector-Base Voltage	80	V
V _{EBO}	Emitter-Base Voltage	5	V
Ic	Collector Current - Continuous	2	Α
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

NOTES:

- 1) These ratings are based on a maximum junction temperature of 150°C.
- 2) These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

Thermal Characteristics T_{A = 25°C unless otherwise noted}

Symbol	Characteristic	Max	Units
		FSB660/FSB660A	
P _D	Total Device Dissipation	500	mW
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	250	°C/W


PNP Lov (continued)	w Saturation Transistor				
Electrica	al Characteristics T _{A = 25°C unless ot}	herwise noted			
Symbol	Parameter	Test Conditions	Min	Max	Units
OFF CHAI	RACTERISTICS				
BV _{CEO}	Collector-Emitter Breakdown Voltage	I _C = 10 mA	60		V
BV _{CBO}	Collector-Base Breakdown Voltage	I _C = 100 μA	80		V
BV _{EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA	5		V
I _{CBO}	Collector Cutoff Current	V _{CB} = 30 V		100	nA
		V _{CB} = 30 V, T _A =100°C		10	uA
I _{EBO}	Emitter Cutoff Current	V _{EB} = 4V		100	nA
ON CHAR	ACTERISTICS*				
h _{FE}	DC Current Gain	I _C = 100 mA, V _{CE} = 2 V	70		-
		I _C =500mA, V _{CE} =2V FSB660	100	300	
		FSB660A	250	550	
		I _C = 1 A, V _{CE} = 2 V	80		
		$I_C = 2 A, V_{CE} = 2 V$	40		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	I _C = 1 A, I _B = 100 mA		300	mV
, ,		I _C = 2 A, I _B =200 mA FSB660		350	
		FSB660A		300	
V _{BE(sat)}	Base-Emitter Saturation Voltage	I _C = 1 A, I _B = 100 mA		1.25	V
V _{BE(on)}	Base-Emitter On Voltage	I _C = 1 A, V _{CE} = 2 V		1	V


SMALL SIGNAL CHARACTERISTICS


C _{obo}	Output Capacitance	V _{CB} = 10 V, I _E = 0, f = 1MHz		30	pF
f _T	Transition Frequency	I _C = 100 mA,V _{CE} = 5 V, f=100MHz	75		-


*Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%$


Typical Characteristics

















SSOT-3 Embossed Carrier Tape

Configuration: Figure 3.0






	Dimensions are in millimeter													
Pkg type	A0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SSOT-3 (8mm)	3.15 +/-0.10	2.77 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.125 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.30 +/-0.10	0.228 +/-0.013	5.2 +/-0.3	0.06 +/-02


Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)
Component Rotation



Sketch C (Top View)
Component lateral movement

DETAIL AA


SSOT-3 Reel Configuration: Figure 4.0




	Dimensions are in inches and millimeters								
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9

SuperSOT™-3 Tape and Reel Data and Package Dimensions, continued


SuperSOT™-3 (FS PKG Code 32)






Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0097



LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

SUPER SOT , 3 LEADS

- 1. STANDARD LEAD FINISH TO BE 150 MICROINCHES / 3.81 MICROMETERS MINIMUM TIN/LEAD (SOLDER) ON COPPER.
- 2. NO JEDEC REGISTRATION AS OF DEC. 1995.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

FACT Quiet Series TM Quiet Series TM SuperSOT TM-3 SuperSOT TM-6 GTO TM SuperSOT TM-8 TinyLogic TM TinyLogic TM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



FSB6726



 $\textbf{SuperSOT}^{\text{TM}}\textbf{-3}$

PNP General Purpose Amplifier

This device is designed for general purpose medium power amplifiers and switches requiring collector currents to 1.0 A. Sourced from Process 77.

Absolute Maximum Ratings* $T_{A=25^{\circ}\text{C unless otherwise noted}}$

Symbol	Parameter	FSB660/FSB660A	Units
V _{CEO}	Collector-Emitter Voltage	30	V
V _{CBO}	Collector-Base Voltage	40	V
V _{EBO}	Emitter-Base Voltage	5	V
Ic	Collector Current - Continuous	1.5	А
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

NOTES:

- 1) These ratings are based on a maximum junction temperature of 150°C.
- 2) These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

Thermal Characteristics $T_{A=25^{\circ}\text{C unless otherwise noted}}$

Symbol	Characteristic	Max	Units
		FSB6726	
P _D	Total Device Dissipation	500	mW
R _{θJA}	Thermal Resistance, Junction to Ambient	250	°C/W

PNP General Purpose Amplifier

(continued)

Electrical Characteristics

 $T_{\text{A}\,=\,25^{\circ}\text{C}\,\text{unless otherwise noted}}$

Symbol	Parameter	Test Conditions	Min	Max	Units
OFF CHA	RACTERISTICS			•	
BV _{CEO}	Collector-Emitter Breakdown Voltage	I _C = 10 mA	30		V
BV _{CBO}	Collector-Base Breakdown Voltage	Ι _C = 100 μΑ	40		V
BV _{EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA	5		V
I _{CBO}	Collector Cutoff Current	V _{CB} = 40 V		100	nA
I _{EBO}	Emitter Cutoff Current	V _{EB} = 5V		100	nA
ON CHAR	ACTERISTICS*		•		
h _{FE}	DC Current Gain	I _C = 100 mA, V _{CE} = 1 V	60		-
		$I_C = 1 A$, $V_{CE} = 1V$	50	250	-
V _{CE(sat)}	Collector-Emitter Saturation Voltage	I _C = 1 A, I _B = 100 mA		500	mV
V _{BE(on)}	Base-Emitter On Voltage	I _C = 1 A, V _{CE} = 1 V		1.2	V
SMALL S	IGNAL CHARACTERISTICS				
C _{cb}	Collector-Base Capacitance	V _{CB} = 10 V, f = 1MHz		30	pF
hfe	Small Signal Current Gain	I _C = 50 mA,V _{CE} = 10V, f=20MHz	2.5	25	-

*Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

FACT Quiet Series TM Quiet Series TM SuperSOT TM-3 SuperSOT TM-6 GTO TM SuperSOT TM-8 TinyLogic TM TinyLogic TM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS


Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



Discrete POWER & Signal **Technologies**

FSBCW30



SuperSOT™-3

PNP General Purpose Amplifier

This device is designed for general purpose medium power amplifiers and switches requiring collector currents to 300 mA. Sourced from Process 68. See BC857A for characteristics.

Absolute Maximum Ratings*

TA = 25°C unless otherwise noted

Symbol	Parameter	Value	Units
V_{CEO}	Collector-Emitter Voltage	32	V
V _{CBO}	Collector-Base Voltage	32	V
V _{EBO}	Emitter-Base Voltage	5.0	V
I _C	Collector Current - Continuous	500	mA
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

Thermal Characteristics TA = 25°C unless otherwise noted

Symbol	Characteristic	Max	Units
		FSBCW30	
P _D	Total Device Dissipation	500	mW
	Derate above 25°C	4	mW/°C
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	250	°C/W

^{*}Device mounted on FR-4 PCB 4.5" x 5"; mounting pad $0.02\,\mathrm{in^2}$ of $2\mathrm{oz}$ copper.

These ratings are based on a maximum junction temperature of 150 degrees C.
 These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.


PNP General Purpose Amplifier (continued)


Symbol	Parameter	Test Conditions	Min	Max	Units
OFF CHA	RACTERISTICS				
BV _{CEO}	Collector-Emitter Breakdown Voltage	$I_C = 2.0 \text{ mA}, I_B = 0$	32		V
BV _{CBO}	Collector-Base Breakdown Voltage	$I_C = 10 \mu A, I_E = 0$	32		V
BV _{CES}	Collector-Emitter Breakdown Voltage	$I_C = 10 \mu A, I_E = 0$	32		V
BV _{EBO}	Emitter-Base Breakdown Voltage	I _E = 10 μA, I _C = 0	5.0		V
Ісво	Collector-Cutoff Current	V _{CB} = 32 V, I _E = 0 V _{CB} = 32 V, I _E = 0, T _A = +100 °C		100 10	nA μA
	•		•		•
ON CHAR	ACTERISTICS				
ON CHAR	ACTERISTICS DC Current Gain	V _{CE} = 5.0 V, I _C = 2.0 mA	215	500	
h _{FE}		$V_{CE} = 5.0 \text{ V}, I_{C} = 2.0 \text{ mA}$ $I_{C} = 10 \text{ mA}, I_{B} = 0.5 \text{ mA}$	215	500	V
	DC Current Gain	, ,	215 0.60		V


PNP General Purpose Amplifier


(continued)


Typical Characteristics
















PNP General Purpose Amplifier

(continued)


Typical Characteristics (continued)




Input and Output Capacitance vs Reverse Voltage




Gain Bandwidth Product



Switching Times vs Collector Current



Power Dissipation vs Ambient Temperature



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEXTM ISOPLANARTM COOIFETTM MICROWIRETM

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

 $\begin{array}{lll} \text{FACT Quiet Series}^{\text{TM}} & \text{Quiet Series}^{\text{TM}} \\ \text{FAST}^{\text{®}} & \text{SuperSOT}^{\text{TM}}\text{-3} \\ \text{FASTr}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-6} \\ \text{GTO}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-8} \\ \text{HiSeC}^{\text{TM}} & \text{TinyLogic}^{\text{TM}} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



September 1997 Revised December 1999

FST16209 18-Bit Bus Exchange Switch

General Description

The Fairchild Switch FST16209 provides 18-bits of highspeed CMOS TTL-compatible bus switching or exchanging. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device operates as a 18-bit bus switch or a 9-bit bus exchanger, which allows data exchange between the four signal ports via the data-select terminals.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

ľ	Order Number	Package Number	Package Description
-	FST16209MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
-	FST16209MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Truth Table

S2	S1	S0	A ₁	A ₂	Function
L	L	L	Z	Z	Disconnect
L	L	Н	B ₁	Z	$A_1 = B_1$
L	Н	L	B ₂	Z	$A_1 = B_2$
L	Н	Н	Z	B_1	$A_2 = B_1$
Н	L	L	Z	B_2	$A_2 = B_2$
Н	L	Н	Z	Z	Disconnect
Н	Н	L	B ₁	B_2	$A_1 = B_1, A_2 = B_2$
Н	Н	Н	B ₂	B_1	$A_1 = B_2, A_2 = B_1$

Connection Diagram



Pin Descriptions

Pin Name	Description
S2, S1, S0	Data-select inputs
A ₁ , A ₂	Bus A
B ₁ , B ₂	Bus B

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to $+7.0V$
DC Input Voltage (V _{IN})(Note 2)	-0.5V to $+7.0V$
DC Input Diode Current (I _{IK}) V _{IN} <0V	-50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		V_{CC} $T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$					
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	$V_{IN} = 5.5V$
I _{OFF}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		14	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μА	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter		T _A = -40 °C _ = 50pF, R _L			Units	Conditions	Figure No.
Symbol	Faranietei	V _{CC} = 4.	.5 – 5.5V	V _{CC} =	= 4.0V	Units	Conditions	rigure No.
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} , t _{PLH}	Prop Delay S to Bus	1.5	7.0		7.0	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time, S to A or B	1.5	7.5		8.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time S to A or B	1.0	8.5		9.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	10		pF	V _{CC} = 5.0V,
					S0, S1, and S2 = GND

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.40 TYP ĤAAAAĤ 9.20 8.10 -В-0.2 C B A PIN #1 IDENT - 0.30 0.50 LAND PATTERN RECOMMENDATION 0.1 C SEE DETAIL A 0.90+0.15 0.09-0.20 0.50 Ф 0.13 W A BS CS - 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 NOTES: NOTES: A CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

0.60±0.10

Technology Description

MTD48RevB1

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



November 1998 Revised December 1999

FST16210 20-Bit Bus Switch

General Description

The Fairchild Switch FST16210 provides 20-Bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST16210MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagram




Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

Logic Diagram





Truth Table

Inputs		Inputs/Outputs		
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
Н	L	Z	2A = 2B	
Н	Н	Z	Z	

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) V_{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (Texa)	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

		V _{CC}	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$					
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V	
		0			10	μΑ	V _{IN} = 5.5V	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA	
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50 pF$, $RU = RD = 500 \Omega$				Units	Conditions	Figure No.
Symbol		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	rigule No.
		Min	Max	Min	Max	1		
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1, Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1, Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1, Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_l includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



July 1997 Revised December 1999

FST16211 24-Bit Bus Switch

General Description

The Fairchild Switch FST16211 provides 24-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 12-bit or 24-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- \blacksquare Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST16211MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16211MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6,1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Truth Table

Inp	uts	Inputs/Outputs			
OE ₁	OE ₂	1A, 1B	2A, 2B		
L	L	1A = 1B	2A = 2B		
L	Н	1A = 1B	Z		
Н	L	Z	2A = 2B		
Н	Н	Z	Z		

Connection Diagram



Pin Descriptions

Pin Name	Description
\overline{OE}_1 , \overline{OE}_2	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	T _A =	-40 °C to +	85 °C			
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V	
		0			10	μΑ	V _{IN} = 5.5V	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$	
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω				Conditions	Figure No.
Symbol	raiametei	V _{CC} = 4.5 - 5.5V		V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns		Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур Мах		Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50 Ω source terminated in 50 Ω Note: C $_L$ includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$


FIGURE 1. AC Test Circuit






56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Package Number MS56A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



July 1997 Revised December 1999

FST16212 24-Bit Bus Exchange Switch

General Description

The Fairchild Switch FST16212 provides 24-bits of highspeed CMOS TTL-compatible bus switching or exchanging. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which allows data exchange between the four signal ports via the data-select terminals.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST16212MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16212MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Truth Table

S2	S1	S0	A ₁	A ₂	Function
L	L	L	Z	Z	Disconnect
L	L	Н	B ₁	Z	$A_1 = B_1$
L	Н	L	B ₂	Z	$A_1 = B_2$
L	Н	Н	Z	B_1	$A_2 = B_1$
Н	L	L	Z	B_2	$A_2 = B_2$
Н	L	Н	Z	Z	Disconnect
Н	Н	L	B ₁	B_2	$A_1 = B_1, A_2 = B_2$
Н	Н	Н	B ₂	B_1	$A_1 = B_2, A_2 = B_1$

Pin Descriptions

Pin Name	Description
S2, S1, S0	Data-select inputs
A ₁ , A ₂	Bus A
B ₁ , B ₂	Bus B

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

	Parameter	v _{cc}	T _A =	-40 °C to +	85 °C		
Symbol		(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
l _l	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	V _{IN} = 5.5V
l _{oz}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		14	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at V_{CC} = 5.0V and T_A=+25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	$T_A = -40$ °C to $+85$ °C, $C_L = 50$ pF, RU $= RD = 500\Omega$				Units	Conditions	Figure No.
Зушьог	rarameter	V _{CC} = 4.5 - 5.5V		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max	1		
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} ,t _{PLH}	Prop Delay S to Bus	1.5	7.0		7.5	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time, S to A or B	1.5	7.5		8.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time S to A or B	1.0	8.5		9.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	10		pF	V _{CC} = 5.0V, S0, S1, or S2 = GND

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



July 1997 Revised December 1999

FST16213 24-Bit Bus Exchange Switch

General Description

The Fairchild Switch FST16213 provides 24-bits of highspeed CMOS TTL-compatible bus switching or exchanging. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which allows data exchange between the four signal ports via the data-select terminals.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST16213MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16213MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description		
S2, S1, S0	Data-select inputs		
A ₁ , A ₂	Bus A		
B ₁ , B ₂	Bus B		

Truth Table

S2	S1	S0	A ₁	A_2	Function
L	L	L	Z	Z	Disconnect
L	L	Н	B ₁	Z	$A_1 = B_1$
L	Н	L	B ₂	Z	$A_1 = B_2$
L	Н	Н	Z	B ₁	$A_2 = B_1$
Н	L	L	Z	B_2	$A_2 = B_2$
Н	L	Н	A ₂ and B ₂	A_1 and B_2	$A_1 = A_2 = B_2$
Н	Н	L	B ₁	B_2	$A_1 = B_1, A_2 = B_2$
Н	Н	Н	B_2	B ₁	$A_1 = B_2, A_2 = B_1$

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC

Free Air Operating Temperature (T_A) $-40~^{\circ}C$ to $+85~^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

		V _{CC}	T _A =	-40 °C to +	85 °C		
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	A to B or B to A	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
	(Note 5)	4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
	Switch On Resistance	4.5		10	14	Ω	V _{IN} = 0V, I _{IN} = 64mA
	A1 to A2	4.5		10	14	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
	(Note 5)	4.5		16	22	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		22	30	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	V _{IN} = V _{CC} or GND, I _{OUT} = 0
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

			T _A = -40 °C	to +85 °C	,			
0	Parameter	CL	= 50 pF, RU	J = RD = 50	Ω 0 0	Units	Conditions	Fi No.
Symbol	Farameter	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} ,t _{PLH}	Prop Delay A1 to A2		0.5		0.5	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time, S to A or B	1.5	7.5		8.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time S to A or B	1.0	8.5		9.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time, S0 to A2 and B2	1.5	9.5		10.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time, S0 to A2 and B2	1.5	9.0		10.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	10		pF	V _{CC} = 5.0V
					S0, S1, or S2 = GND

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



July 1997 Revised December 1999

FST16232

Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST16232 is a 16-bit to 32-bit highspeed CMOS TTL-compatible synchronous multiplexer/ demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device allows two separate datapaths to be multiplexed onto, or demultiplexed from, a single path. Two control select pins $(S_1,\ S_0)$ are synchronous and clocked on the rising edge of CLK when $\overline{\text{CLKEN}}$ is LOW.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST16232MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16232MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description					
S ₁ , S ₀	Control Pins					
CLK	Clock Input					
CLKEN	Clock Enable Input					
1A, 2A	Bus A					
1B, 2B	Bus B					

Truth Table

		Inputs	Function			
S ₁	S ₀	CLK	CLKEN	Function		
Х	Х	Х	Н	Last State		
L	L	1	L	Disconnect		
L	Н	1	L	$A = B_1$ and $A = B_2$		
Н	L	↑	L	$A = B_1$		
Н	Н	1	L	$A = B_2$		

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input $\frac{1}{2}$ OnS/V to 5nS/V Switch I/O $\frac{1}{2}$ OnS/V to DC Free Air Operating Temperature (T_A) $\frac{1}{2}$ $\frac{1}{2}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

			$T_A = -40~^{\circ}C$ to $+85~^{\circ}C$				
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			8.0	V	
l _l	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	V _{IN} = 5.5V
l _{OFF}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

		$T_A = -40$ °C to $+85$ °C		c to +85 °C	,			
Symbol	Parameter	$\textbf{C}_{\textbf{L}} = \textbf{50pF}, \textbf{RU} = \textbf{RD} = \textbf{500}\Omega$				Units	Conditions	Figure
Symbol	raiailletei	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Oilles	Conditions	No.
		Min	Max	Min	Max			
f _{MAX}	Maximum Clock Frequency	150		150		MHz	V _I = OPEN	Figure 1 Figure 2
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} , t _{PLH}	Prop Delay CLK to B or A	2.0	6.3		6.0	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time CLK to A = B ₁ = B ₂	1.7	8.5		9.0	ns	$V_I = 7V$ for t_{PZL} , $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
	Output Enable Time CLK to A or B ₁ or B ₂	2.0	6.5		6.5	ns	$V_I = 7V$ for t_{PZL} , $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time CLK to A or B	1.0	8.5		9.0	ns	$V_I = 7V$ for t_{PLZ} , $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2
t _S	Setup Time S ₁ , S ₀ before CLK ↑	2.5		2.8		no		Figure 1
	Setup Time CLKEN before CLK ↑	1.8		2.0		ns		Figure 2
t _H	Hold Time S ₁ , S ₀ after CLK ↑	1.0		1.0				Figure 1
	Hold Time CLKEN after CLK ↑	1.5		1.5		ns		Figure 2
t _W	Pulse Width	3.1		3.1		ns	Clock HIGH or LOW	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	7		pF	$V_{CC} = 5.0V, S_0, S_1 = 0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω

Note: \mathbf{C}_{L} includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



September 1997 Revised December 1999

FST16233

16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST16233 is a 16-bit to 32-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FST16233 can be used as two 8-bit to 16-bit multiplexers or as one 16-bit to 32-bit multiplexer.

Two select (SEL $_1$, SEL $_0$) and two test (TEST $_0$, TEST $_1$) inputs provide switch enable and multiplexer select control. The FST16233 is designed to prevent through-current when switching buses.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST16233MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16233MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description		
SEL ₀ , SEL ₁	Select Inputs		
TEST ₀ , TEST ₁	Test Inputs		
A	Bus A		
B ₁ , B ₂	Bus B		

Truth Table

Inp	uts	Function
SEL	TEST	Function
L	L	$A = B_1$
Н	L	$A = B_2$
Х	Н	$A = B_1$ and $A = B_2$

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	T _A :	= -40 °C to +8	35 °C			
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			8.0	V		
I _I	Input Leakage Current	5.5			±1.0	μА	0≤ V _{IN} ≤5.5V	
		0			10	μΑ	V _{IN} = 5.5V	
l _{OFF}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA	
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
Icc	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU= RD = 500Ω				Conditions	Figure No.	
Зупівої	Farameter	V _{CC} = 4.	$V_{CC} = 4.5 - 5.5V$		V _{CC} = 4.5 - 5.5V V _{CC} = 4.0V		Units Condit	Conditions	rigule No.
		Min	Max	Min	Max				
t _{PHL} , t _{PLH}	A or B, to B or A (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2	
t _{PHL} ,t _{PLH}	SEL to A	1.5	6.1		6.8	ns	V _I = OPEN	Figure 1 Figure 2	
t _{PZH} , t _{PZL}	Output Enable Time,	1.0	6.5		7.2	ns	$V_I = 7V$ for t_{PZL} ,	Figure 1	
	SEL or TEST to B						$V_I = OPEN \text{ for } t_{PZH}$	Figure 2	
t _{PHZ} , t _{PLZ}	Output Disable Time,	1.5	7.8		8.5	ns	$V_I = 7V$ for t_{PLZ} ,	Figure 1	
	SEL or TEST to B						$V_I = OPEN \text{ for } t_{PHZ}$	Figure 2	


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V _{CC} = 5.0V, Switch OFF

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: $\rm C_L$ includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



September 1999 Revised December 1999

FST162861

20-Bit Bus Switch with 25 Ω Series Resistors in Outputs (Preliminary)

General Description

The Fairchild Switch FST162861 provides 20-Bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B. When \overline{OE}_X is HIGH, a high impedance state exists between the A and B ports. The FST162861 has an

equivalent 25Ω series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors.

Features

- \blacksquare 25 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST162861MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagram



Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

Logic Diagram



Truth Table

Inp	uts	Inputs/Outputs				
OE ₁	OE ₂	1A, 1B	2A, 2B			
L	L	1A = 1B	2A = 2B			
L	Н	1A = 1B	Z			
Н	L	Z	2A = 2B			
Н	Н	Z	Z			

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC}) 4.0V to 5.5V Input Voltage (V_{IN}) 0V to 5.5V Output Voltage (V_{OUT}) 0V to 5.5V Input Pice and Fall Time (f. f. t.)

Input Rise and Fall Time $(t_{\rm r},\,t_{\rm f})$

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Port across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

		V _{CC}	T _A =	-40 °C to +	85 °C		
Symbol	Parameter	(V)	Min	Typ (Note 5)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0 ≤ V _{IN} ≤ 5.5V
		0			10	μΑ	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V _{CC}
R _{ON}	Switch ON Resistance	4.5	20	26	38	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 6)	4.5	20	28	40	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5	20	35	48	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		TBD	TBD	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	V _{IN} = V _{CC} or GND, I _{OUT} = 0
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25$ °C

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

0		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω				Units	Conditions	Figure No.
Symbol Parameter		$V_{CC} = 4.5 - 5.5V$		V _{CC} = 4.0V				
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 7)		1.25		1.25	ns	V _I = OPEN	Figure 1, Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1, Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1, Figure 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V, V _{IN} = 0V
C _{I/O}	Input/Output Capacitance "OFF State"	6		pF	V_{CC} , $\overline{OE} = 5.0V$, $V_{IN} = 0V$
	Input/Output Capacitance "ON State"	12		pF	$V_{CC} = 5.0V$, $\overline{OE} = 0.0V$, $V_{IN} = 0V$

Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

	Preliminary	
		FST162861 20-Bit Bus Switch with 25Ω Series Resistors in Outputs (Preliminary)
Fairchild does not assume any responsibility for use of any circ Fairchild reserves the right at any time without notice to change		
LIFE SUPPORT POLICY		
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR UDEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITT SEMICONDUCTOR CORPORATION. As used herein:		
Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the	A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com	
user.	www.ran.cimuseim.com	



July 1997 Revised December 1999

FST16292

12-Bit to 24-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST16292 provides twelve 2:1 highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The select pin connects the A Port to the selected B Port output. The A_2 Ports are not externally connected, thus have a 500Ω pull-down resistor to ground.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- \blacksquare Internal 500 $\!\Omega$ pull-down resistor on ${\rm A_2}$ port.

Ordering Code:


Order Number	Package Number	Package Description
FST16292MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16292MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description
SO	Data-select input
A ₁	Bus A
B ₁ , B ₂	Bus B

Truth Table

S0	A ₁	A ₂	Function
L	B ₁	B ₂	$A_1 = B_1, A_2 = B_2$
Ι	B ₂	B ₁	$A_1 = B_2, A_2 = B_1$

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	-50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time $(t_{\rm f},\,t_{\rm f})$

Switch Control Input 0ns/V to 5ns/V Switch I/O 0ns/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

	Parameter	V _{CC} (V)	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$				
Symbol			Min	Typ (Note 3)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 4)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		14	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 3: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω				Units	Conditions	Figure No.
Symbol		V _{CC} = 4.5 - 5.5V		$V_{CC} = 4.0V$		Oills	Conditions	i igui e NO.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 5)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} ,t _{PLH}	Prop Delay S0 to A ₁	1.5	7.0		7.4	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZL} , t _{PZH}	Output Enable Time S0 to B ₁ or B ₂	1.0	6.7		7.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PLZ} , t _{PHZ}	Output Disable Time S0 to B ₁ or B ₂	1.0	7.5		7.8	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 5: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 6)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	10		pF	V _{CC} = 5.0V, S0 =GND

Note 6: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



September 1999 Revised December 1999

FST16861 20-Bit Bus Switch (Preliminary)

General Description

The Fairchild Switch FST16861 provides 20-Bits of highspeed CMOS TTL-compatible bus switching. The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When $\overline{\text{OE}}_1$ is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{\text{OE}}_2$ is LOW, Port 2A is connected to Port 2B. When $\overline{\text{OE}}_X$ is HIGH, a high impedance state exists between the A and B Ports.

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST16861MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Logic Diagram



Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

Truth Table

Inp	uts	Inputs/Outputs				
OE ₁	OE ₂	1A, 1B	2A, 2B			
L	L	1A = 1B	2A = 2B			
L	Н	1A = 1B	Z			
Н	L	Z	2A = 2B			
Н	Н	Z	Z			

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC}) 4.0V to 5.5V Input Voltage (V_{IN}) 0V to 5.5V Output Voltage (V_{OUT}) 0V to 5.5V Input Pice and Fall Time (f. f. t.)

Input Rise and Fall Time $(t_{\rm r},\,t_{\rm f})$

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

	Parameter	V _{CC}	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$					
Symbol		(V)	Min	Typ (Note 5)	Max	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V	
		0			10	μΑ	V _{IN} = 5.5V	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 6)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA	
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	V _{IN} = V _{CC} or GND, I _{OUT} = 0	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25$ °C

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω						
Symbol		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus-to-Bus (Note 7)		0.25		0.25	ns	V _I = OPEN	Figure 1, Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1, Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.0		6.5		$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1, Figure 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V, V _{IN} = 0V
C _{I/O}	Input/Output Capacitance "OFF State"	6		pF	V_{CC} , $\overline{OE} = 5.0V$, $V_{IN} = 0V$
	Input/Output Capacitance "ON State"	12		pF	$V_{CC} = 5.0V, \overline{OE} = 0.0V, V_{IN} = 0V$

Note 8: $T_A = +25$ °C, f = 1 Mhz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, T_W = 500 ns

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Preliminary	
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and	FST16861 20-Bit Bus Switch (Preliminary)
Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY	
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:	
 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 	

sonably expected to result in a significant injury to the

user.



August 1997 Revised December 1999

FST3125 Quad Bus Switch

General Description

The Fairchild Switch FST3125 provides four high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as four 1-bit switches with separate \overline{OE} inputs. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST3125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
FST3125QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagrams

Pin Assignment for SOIC and TSSOP



Pin Assignment for QSOP



Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B
NC	Not Connected

Truth Table

Inputs	Inputs/Outputs
ŌĒ	A,B
L	A = B
Н	Z

-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0ns/V to 5ns/V Switch I/O 0ns/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

Storage Temperature Range (T_{STG})

Symbol	Parameter	V _{CC}	TA	= −40 °C to +8	5 °C	Units	Conditions
Зушьог		(V)	Min	Typ (Note 4)	Max	Ollits	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	High Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	Low Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μА	0≤ V _{IN} ≤5.5V
l _{oz}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μА	$V_{IN} = V_{CC}$ or GND,
							$I_{OUT} = 0$
Δl _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V.
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω						
Symbol		V _{CC} = 4.5 - 5.5V		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	5.0		5.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	5.3		5.6	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500ns

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-7.72 4.16 6.4 -B-3.2 0.65 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS - 0.90 ^{+0.15} 1.2 MAX 0.1 C - 0.09-0.20 -C-0.10±0.05 0.65 12.00° TOP & BOTTOM ⊕ 0.13 M A B S C S R0.09 MIN-GAGE PLANE NOTES: 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND 0.6 ±0.1 SEATING PLANE TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. -- 1.00 R0.09 MIN MTC14RevC3 DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

user. www.fairchildsemi.com

SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

2. A critical component in any component of a life support

device or system whose failure to perform can be rea-

sonably expected to cause the failure of the life support

device or system, or to affect its safety or effectiveness.



August 1997 Revised December 1999

FST3126 Quad Bus Switch

General Description

The Fairchild Switch FST3126 provides four high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as four 1-bit switches with separate OE inputs. When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST3126M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
FST3126QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3126MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Pin Descriptions


Pin Name	Description
OE_1 , OE_2 , OE_3 , OE_4	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B
NC	Not Connected

Connection Diagrams

Pin Assignment for SOIC and TSSOP

OE ₁	1	\bigcirc	14	_ v _{cc}
1A —	2		13	- OE₄
1B —	3		12	— 4A
OE ₂ -	4		11	— 4B
2A —	5		10	- OE3
2B —	6		9	— за
GND -	7		8	— зв

Pin Assignment for QSOP



Truth Table

Inputs	Inputs/Outputs
OE	A,B
L	Z
Н	A = B

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held high or low. They may not float.

DC Electrical Characteristics

	Parameter	V _{CC}	T _A =	-40 °C to +8	35 °C	Units	
Symbol		(V)	Min	Typ (Note 4)	Max		Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND,
							I _{OUT} = 0
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V.
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

0	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω						
Symbol		$V_{CC} = 4.5 - 5.5V$		V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I =OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	4.5		5.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	5.7		6.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	$V_{CC} = 5.0V, OE = 0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0MHz, t_W = 500ns

FIGURE 1. AC Test Circuit







FIGURE 2. AC Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC14RevC3



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



June 1997 Revised December 1999

FST3244 Octal Bus Switch

General Description

The Fairchild Switch FST3244 provides 8-bits of high-speed CMOS TTL-compatible bus switching in a standard '244 pin-out. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as two 4-bit switches with separate $\overline{\text{OE}}$ inputs. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FST3244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3244QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Diagram



Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enable
1A, 2A	Bus A
1B, 2B	Bus B

Connection Diagram



Truth Table

Inp	uts	Inputs/Outputs		
ŌE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
Н	L	Z	2A = 2B	
Н	Н	Z	Z	

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (Texa)	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

	Parameter	V _{CC} (V)	T _A :	= -40 °C to +8	5 °C		
Symbol			Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	High Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	Low Level Input Voltage	4.0-5.5			0.8	V	
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	15	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15mA$
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

•		С		C to +85 °C, J = RD = 500		Units	0 100	
Symbol	mbol Parameter		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus(Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	5.6		6.1	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.0	6.2		5.6	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ nS}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



June 1997 Revised December 1999

FST3245 Octal Bus Switch

General Description

The Fairchild Switch FST3245 provides 8-bits of high-speed CMOS TTL-compatible bus switching in a standard '245 pin-out. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as an 8-bit switch. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST3245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3245QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description
ŌĒ	Bus Switch Enable
A	Bus A
В	Bus B

Truth Table

Input OE	Function
L	Connect
Н	Disconnect

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	-50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	T _A = -40 °C to +85 °C				
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤ 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤ V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64 mA
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30 \text{ mA}$
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
Icc	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω								
Symbol	Parameter	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.5 - 5.5V$		V _{CC} = 4.5 – 5.5V V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max					
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2		
t _{PZH} , t _{PZL}	Output Enable Time	1.5	5.9		6.4	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2		
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.0		5.7	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2		


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_1 includes load and stray capacitance

Note: Input PRR = 1.0 MHz t_W = 500 ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



September 1997 Revised December 1999

FST3253

Dual 4:1 Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST3253 is a dual 4:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When $\overline{\text{OE}}$ is LOW, S_0 and S_1 connect the A Port to the selected B Port output. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.


Ordering Code:

Order Number	Package Number	Package Description
FST3253M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
FST3253QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3253MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Diagram

Pin Descriptions



Connection Diagram



Truth Table

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
S ₀ , S ₁	Select Inputs
A	Bus A
B ₁ , B ₂ , B ₃ , B ₄	Bus B

S ₁	S ₀	OE ₁	OE ₂	Function
Х	Χ	Н	Х	Disconnect 1A
X	Χ	X	Н	Disconnect 2A
L	L	L	L	$A = B_1$
L	Н	L	L	$A = B_2$
Н	L	L	L	$A = B_3$
Н	Н	L	L	$A = B_4$

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN})(Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	-50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0ns/V to 5ns/V Switch I/O 0ns/V to DC Free Air Operating Temperature (T_A) -40 °C to -85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol		V _{CC}	T _A =	-40 °C to +	85 °C		
	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	High Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	Low Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25$ °C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol		$T_A = -40$ °C to +85 °C $C_L = 50$ pF, RU = RD = 500Ω						
	Parameter	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
	Prop Delay, Select to Bus A	1.0	5.3		6.3	115		
t _{PZH} , t _{PZL}	Output Enable Time, Select to Bus B	1.0	5.3		6.0	ns	$V_I = 7V$ for t_{PZL}	Figure 1
	Output Enable Time, I _{OE} to Bus A, B	1.0	5.3		6.2	115	$V_I = OPEN$ for t_{PZH}	Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time., Select to Bus B	1.0	5.8		6.2	ns		Figure 1
	Output Disable Time, I _{OE} to Bus A, B	1.0	5.5		6.2	115	$V_I = OPEN \text{ for } t_{PHZ}$	Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol		Parameter	Тур Мах		Units	Conditions
C _{IN} Cor		Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C	A Port	Input/Output Capacitance	13		pF	V_{CC} , $\overline{OE} = 5.0V$
C _{I/O} B Port		Imput/Output Capacitance	5		pF	VCC, OL = 5.0V

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



September 1997 Revised December 1999

FST3257

Quad 2:1 Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST3257 is a quad 2:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When \overline{OE} is LOW, the select pin connects the A Port to the selected B Port output. When \overline{OE} is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST3257M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
FST3257QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3257MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description
ŌĒ	Bus Switch Enable
S	Select Input
A	Bus A
B ₄ -B ₀	Bus B

Truth Table

S	ŌĒ	Function
Х	Н	Disconnect
L	L	$A = B_1$
Н	L	$A = B_2$

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN})(Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (Texa)	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol		V _{CC}	T _A =	-40 °C to +	85 °C		Conditions
	Parameter	(V)	Min	Typ (Note 4)	Max	Units	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
l _{oz}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15mA$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	$T_A = -40$ °C to $+85$ °C, $C_L = 50$ pF, RU = RD = 500Ω				Units	Conditions	Eiguro No
Syllibol	Farameter	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Oilles	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	no	V _I = OPEN	Figure 1
	Prop Delay, Select to Bus A	1.0	4.7		5.2	ns		Figure 2
t _{PZH} , t _{PZL}	Output Enable Time, Select to Bus B	1.0	5.2		5.7		$V_I = 7V$ for t_{PZL} Figure 1 $V_I = OPEN$ for t_{PZH} Figure 2	Figure 1
	Output Enable Time, OE to Bus A, B	1.0	5.1		5.6	ns		Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time, Select to Bus B	1.0	5.2		5.5	ns	$V_I = 7V$ for t_{PLZ}	Figure 1 Figure 2
	Output Disable Time, Output Enable Time,	1.5	5.5		5.5	115	$V_I = OPEN \text{ for } t_{PHZ}$	
	OE to Bus A, B							


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol		Parameter	Тур	Max	Units	Conditions	
C _{IN}		Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V	
C _{I/O}	A Port	Input/Output Capacitance	7		pF	V _{CC} , OE = 5.0V	
	B Port		5		pF	VCC, OL = 3.0V	


Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit







16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



June 1997 Revised December 1999

FST3345 8-Bit Bus Switch

General Description

The Fairchild Switch FST3345 provides 8-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as an 8-bit switch bank with dual output enable inputs (OE and $\overline{\text{OE}}$). When $\overline{\text{OE}}$ is LOW or OE is HIGH, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH and OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST3345WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3345QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3345MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description
OE, OE	Bus Switch Enables
A	Bus A
В	Bus B

Truth Table

Inp	uts	Function
OE	ŌĒ	
Х	L	Connect
Н	Х	Connect
L H		Disconnect

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input $\frac{1}{2}$ OnS/V to 5nS/V Switch I/O $\frac{1}{2}$ OnS/V to DC Free Air Operating Temperature ($\frac{1}{2}$) $\frac{1}{2}$ OnS/V to DC

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$					
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
I _I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V	
l _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA	
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	V _{IN} = V _{CC} or GND, I _{OUT} = 0	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω						
Symbol	Parameter	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max	İ		
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.5		7.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.0	8.0		8.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$, $OE = 0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_1 includes load and stray capacitance

Note: Input PRR = 1.0 MHz $t_W = 500 \text{ nS}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



December 1993 Revised May 1999

FST3383

10-Bit Low Power Bus-Exchange Switch

General Description

The FST3383 provides two sets of high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device operates as a 10-bit bus switch or a 5-bit bus exchanger. The bus exchange (BX) signal provides nibble swapping of the AB and CD pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a quad 2-to-1 multiplexer and to create low delay barrel shifters. The bus enable $(\overline{\rm BE})$ signal turns the switches ON.

Features


- \blacksquare 5 Ω switch connection between two ports
- Zero propagation delay
- Ultra low power with 0.2 μ A typical I_{CC}
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL level

Ordering Code:

Order Number	Package Number	Package Description
FST3383WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3383QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3383MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Names	Description
BE	Bus Switch Enable
BX	Bus Exchange
A ₀ -A ₄ , B ₀ -B ₄	Buses A, B
C ₀ -C ₄ , D ₀ -D ₄	Buses C, D

Truth Table

I	BE	вх	A ₀ -A ₄	B ₀ -B ₄	Function
	Н	Χ	High-Z State	High-Z State	Disconnect
	L	L	C ₀ -C ₄	D ₀ - D ₄	Connect
	L	Н	D ₀ –D ₄	C ₀ –C ₄	Exchange

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Switch Voltage (V_S) -0.5V to +7.0V DC Input Voltage (V_I) (Note 2) -0.5V to +7.0V

DC Input Diode Current (I_{IN})

with $V_I < 0$

-20 mA

DC Output (IO) Sink Current 120 mA Storage Temperature Range (T_{STG}) -65°C to +150°C

Power Dissipation

0.5W

Recommended Operating Conditions

Supply Voltage (V_{CC})

4.0V to 5.5V

Free Air Operating Temperature (T_A)

-40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

		.,	T _A =	-40°C to +	85°C		
Symbol	Parameter	V _{CC} (V)	Min	Тур	Max	Units	Conditions
		(-,		(Note 3)			
V _{IK}	Maximum Clamp Diode Voltage	4.75			-1.2	V	$I_{IN} = -18 \text{ mA}$
V _{IH}	Minimum High Level Input Voltage	4.75-5.25	2.0			V	
V _{IL}	Maximum Low Level Input Voltage	4.75-5.25			0.8	V	
I _{IN}	Maximum Input	0			10	μΑ	0 ≤ V _{IN} ≤ 5.25V
	Leakage Current	5.25			±1	1	
I _{OZ}	Maximum 3-STATE I/O Leakage	5.25			±10	μΑ	0 ≤ A, B ≤ V _{CC}
Ios	Short Circuit Current	4.75	100			mA	$V_{I}(A), V_{I}(B) = 0V, V_{I}(B), V_{I}(A) = 4.75V$
R _{ON}	Switch On Resistance (Note 4)	4.75		5	7	Ω	V _I = 0V, I _{ON} = 30 mA
				10	15	Ω	V _I = 2.4V, I _{ON} = 15 mA
I _{CC}	Maximum Quiescent Supply Current	5.25		0.2	10	μΑ	$V_I = V_{CC}$, GND, $I_O = 0$
ΔI_{CC}	Increase in I _{CC} per Input (Note 5)	5.25			2.5	mA	V _{IN} = 3.15V, I _O = 0, Per Control Input

Note 3: All typical values are at V_{CC} = 5.0V, T_A = 25°C.

Note 4: Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Per TTL driven input ($V_{IN} = 3.15V$, control inputs only). A and B pins do not contribute to I_{CC} .

		.,,	T _A = -			
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 6)	Max	Units
t _{PLH} ,	Data Propagation Delay	4.75			0.25	ns
t _{PHL}	A_n to C_n , D_n or B_n to D_n , C_n (Note 7)					
t _{PLH} ,	Switch Exchange Time	4.75	1.5		6.5	ns
t _{PHL}	BX to A _n , B _n , C _n , D _n					
t _{PZL} ,	Switch Enable Time	4.75	1.5		6.5	ns
t _{PZH}	BE to A _n , B _n , C _n or D _n					
t _{PLZ} ,	Switch Disable Time	4.75	1.5		5.5	ns
t_{PHZ}	BE to A _n , B _n , C _n , or D _n					

Note 6: All typical values are at $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.


Note 7: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On resistance of the switch and the load capacitance. The time constant for the switch and alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


Capacitance (Note 8)


Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Input Capacitance	4	6	pF	V _{CC} = 5.0V
C _{I/O} (OFF)	Input/Output Capacitance	9	13	pF	V _{CC} = 5.0V

Note 8: Capacitance is characterized but not tested.

On-Resistance ($R_{\rm ON}$) vs Input Voltage







24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



September 1997 Revised December 1999

FST3384 10-Bit Low Power Bus Switch

General Description

The Fairchild Switch FST3384 provides 10 bits of high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device is organized as two 5-bit_switches with separate bus enable (\overline{OE}) signals. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Ultra low power with < 0.1 μ A typical I_{CC}
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL level

Ordering Code:

Order Number	Package Number	Package Description
FST3384WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3384QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3384MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Names	Description
OEA, OEB	Bus Switch Enable
A ₀ -A ₉	Bus A
B ₀ -B ₉	Bus B

Truth Table

OEA	OEB	B ₀ -B ₄	B ₅ -B ₉	Function
L	L	A ₀ -A ₄	A ₅ -A ₉	Connect
L	Н	A ₀ -A ₄	HIGH-Z State	Connect
Н	L	HIGH-Z State	A ₅ -A ₉	Connect
Н	Н	HIGH-Z State	HIGH-Z State	Disconnect

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	−50 mA
DC Output (I _{OUT}) Sink Current	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (Toro)	-65°C to +150°C

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	T _A :	= -40°C to +8	35°C		
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Condition
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = – 18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0 ≤ V _{IN} ≤ 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: All typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C.

Note 5: Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	CL	T _A = -40°0 = 50 pF, RU	C to +85°C J = RD = 50		Units	Conditions	Figure No.
- Cymboi	T di difficioi	V _{CC} = 4.	5 – 5.5V	V _{CC} =	= 4.0V	Oillio	Conditions	i iguic ito.
		Min	Max	Min	Max	1		
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	5.7		6.2	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1
	OE _A , OE _B to An, Bn						$V_I = OPEN \text{ for } t_{PZH}$	Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	5.2		5.5	ns	$I_I = 7V$ for t_{PLZ}	Figure 1
	\overline{OE}_A , \overline{OE}_B to An, Bn						$V_I = OPEN \text{ for } t_{PHZ}$	Figure 2


Note 6: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Symbol Parameter		Max	Units	Conditions
C _{IN}	Control Input Capacitance	3	6	pF	V _{CC} = 5.0V
C _{I/O} (OFF)	Input/Output Capacitance	5	13	pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ nS}$

FIGURE 1. AC Test Circuit










FIGURE 2. AC Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

MTC24 (REV B)



FST3384A

10-Bit Low Power Extended Input Voltage Bus Switch

General Description

The FST3384A provides 10 bits of high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device is organized as two 5-bit switches with separate bus enable (\overline{BE}) signals. When \overline{BE} is low, the switch is on and port A is connected to port B. When \overline{BE} is high, the switch is open and a high-impedance state exists between the two ports.

The FST3384A 10-bit bus switch is pin-for-pin and function compatible with the FST3384 device. It has the added feature of allowing extended negative input voltages on the I/O pins. The FST3384A bus switch, unlike most bus switches on the market, will not falsely turn on when $\overline{\rm BE}$ is high and negative undershoot voltages are encountered on the I/O pins. Thus it is "undershoot hardened" (see related application note) tolerating undershoots up to $-1.5{\rm V}.$

Typical applications include IDE bus connector interfaces, PCI card interfaces, backplane card interfaces, and other noisy environments where switches are needed.

Features


- Extended input voltage design tolerates input undershoots up to -1.5V
- 10Ω switch connection between two ports
- Ultra low power with 2 µA typical I_{CC}
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL levelAvailable in SOIC, QSOP and TSSOP

Ordering Code:

Order Number	Package Number	Package Description
FST3384AQSC	MQA24	24-Lead (0.150" Wide) Shrink Small Outline Package, QSOP
FST3384AMTC	MTC24	24-Lead Thin Small Outline Package, TSSOP

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Names	Description
BE A, BE B	Bus Switch Enable
A ₀ -A ₉	Bus A
B ₀ -B ₉	Bus B

Truth Table

BE A	BE B	B ₀ -B ₄	B ₅ -B ₉	Function
L	L	A ₀ -A ₄	A ₅ -A ₉	Connect
L	Н	A ₀ -A ₄	HIGH-Z State	Connect
Н	L	HIGH-Z State	A ₅ -A ₉	Connect
Н	Н	HIGH-Z State	HIGH-Z State	Disconnect

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC}) 4.0V to 5.5V Free Air Operating Temperature (T_A) -40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			Units	Conditions
		(V)	Min	Тур	Max	1	
				(Note 5)			
V _{IK}	Maximum Clamp	4.75			-1.2	V	I _{IN} = -18 mA
	Diode Voltage						
V _{IH}	Minimum High	4.75-5.25	2.0			V	
	Level Input Voltage						
V _{IL}	Maximum Low	4.75-5.25			0.8	1	
	Level Input Voltage						
I _{IN}	Maximum Input	0			10	μΑ	0 ≤ V _{IN} ≤ 5.25V
	Leakage Current	5.25			±1	1	
l _{oz}	Maximum 3-STATE	5.25			±10	μΑ	0 ≤ A, B ≤ V _{CC}
	I/O Leakage						
Ios	Short Circuit Current	4.75	100			mA	$V_I(A), V_I(B) = 0V,$
							$V_{I}(B), V_{I}(A) = 4.75V$
R _{ON}	Switch On	4.75		6	12	Ω	V _I = 0V, I _{ON} = 30 mA
	Resistance (Note 3)			15	25	Ω	V _I = 2.4V, I _{ON} = 15 mA
I _{CC}	Maximum Quiescent	5.25		0.2	10	μΑ	V _I = V _{CC} , GND
	Supply Current						I _O = 0
Δl _{CC}	Increase in I _{CC}	5.25			2.5	mA	V _{IN} = 3.15V, I _O = 0
	per Input (Note 4)						Per Control Input

Note 3: Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 4: Per TTL driven Input (V_{IN} = 3.15V, control inputs only). A and B pins do not contribute to I_{CC} .

Note 5: All typical values are at V_{CC} = 5.0V, T_A = 25°C.

Symbol	Parameter	V _{CC} (V)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$			Units
			Min	Typ (Note 6)	Max	
t _{PLH}	Data Propagation Delay					
t _{PHL}	A _n to B _n or B _n to A _n (Note 7)	4.75			0.50	ns
t _{PZL}	Switch Enable Time	4.75	1.5		6.8	ns
t _{PZH}	BE A, BE B to A _n , B _n					
t _{PLZ}	Switch Disable Time	4.75	1.5		6.0	ns
t _{PHZ}	\overline{BE} A, \overline{BE} B to A _n , B _n					

Note 6: All typical values are at V_{CC} = 5.0V, T_A = 25°C.


Note 7: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On resistance of the switch and the load capacitance. The time constant for the switch and alone is of the order of 0.5 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


Capacitance (Note 8)


Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Input Capacitance	4	6	pF	V _{CC} = 5.0V
C _{I/O} (OFF)	Input/Output Capacitance	9	13	pF	V _{CC} = 5.0V

Note 8: Capacitance is characterized but not tested.

FST3384A $V_{\rm IN}$ vs $R_{\rm ON}$ (Typ)







LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179



June 1997 Revised December 1999

FST6800

10-Bit Bus Switch with Pre-Charged Outputs

General Description

The Fairchild Switch FST6800 provides 10-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as a 10-bit switch with a bus enable (\overline{OE}) signal. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k Ω resistor.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Output precharge to minimize live insertion noise.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST6800WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST6800QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST6800MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description
ŌĒ	Bus Switch Enable
A	Bus A
В	Bus B

Truth Table

ŌĒ	B ₀ -B ₉	Function
L	A ₀ -A ₉	Connect
Н	BiasV	Precharge

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
Bias V Voltage Range	-0.5V to +6.0V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V _{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Precharge Supply (BiasV)} & 1.5 \mbox{V to } V_{CC} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time $(t_r,\,t_f)$

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		v _{cc}	T _A =	=-40 °C to +8	5 °C		
Symbol	Parameter	(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
/ _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
/ _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
ı	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
)	Output Current	4.5	0.25			mA	BiasV = 2.4V, B = 0
OZ	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A ≤V _{CC}
RON	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	15	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15mA$
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
CC	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Icc	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

0	B			C to +85 °C J = RD = 50		Units	O and Miles	F! No.	
Symbol	Symbol Parameter V		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Conditions	Figure No.	
		Min	Max	Min	Max				
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2	
t _{PZH}	Output Enable Time	1.5	6.2		6.5	ns	V _I = OPEN, BiasV = GND	Figure 1	
t _{PZL}	1	1.5	6.2		6.5	ns	$V_I = 7V$, Bias $V = 3V$	Figure 2	
t _{PHZ}	Output Disable Time	1.5	6.1		6.5	ns	V _I = OPEN, BiasV = GND	Figure 1	
t _{PLZ}	1	1.5	7.3		6.8	ns	V _I = 7V, BiasV = 3V	Figure 2	


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



August 1999 Revised December 1999

FSTD16211

24-Bit Bus Switch with Level Shifting (Preliminary)

General Description

The Fairchild Switch FSTD16211 provides 24-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to V_{CC} has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as a 12-bit or 24-bit bus switch. When $\overline{\text{OE}}_1$ is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{\text{OE}}_2$ is LOW, Port 2A is connected to Port 2B. When $\overline{\text{OE}}_{1/2}$ is HIGH, a high impedance state exists between the A and B Ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description
FSTD16211MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Diagram



Truth Table

Inp	uts	Inputs/0	Outputs	
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
Н	L	Z	2A = 2B	
Н	Н	Z	Z	

Connection Diagram



Pin Descriptions

Pin Name	Description
\overline{OE}_1 , \overline{OE}_2	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Switch Voltage (V_S) (Note 2) -0.5V to +7.0VDC Input Control Pin Voltage (V_{IN})(Note 3) -0.5V to +7.0VDC Input Diode Current (I_{IK}) V_{IN} < 0V -50mA DC Output (I_{OUT}) 128mA DC V_{CC}/GND Current (I_{CC}/I_{GND}) +/- 100mA

–65°C to +150 °C

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC)} 4.0V to 5.5V 0V to 5.5V Input Voltage (V_{IN}) Output Voltage (V_{OUT}) 0V to 5.5V

Input Rise and Fall Time (t_r, t_f)

Free Air Operating Temperature (T_A)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not

DC Electrical Characteristics

Storage Temperature Range (T_{STG})

		V _{CC}	$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$					
Symbol	Parameter	(V)	Min	Typ (Note 5)	Max Units		Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			8.0	V		
V _{OH}	HIGH Level	4.0-5.5	;	See Figure :	3	V		
II	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V	
		0			10	μΑ	V _{IN} = 5.5V	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA	
	(Note 6)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA	
		4.5		35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$	
		4.0		TBD	TBD	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$	
I _{CC}	Quiescent Supply Current	5.5			1.5	mA	$OE_1 = OE_2 = GND$	
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
		3.3			10	μА	$OE_1 = OE_2 = V_{CC}$	
					10	μΛ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
		3.3					Other inputs at V _{CC} or GND	

Note 5: Typical values are at V_{CC} = 5.0V and T_A= +25°C

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50 pF$, $RU = RD = 500 \Omega$						
Symbol		V _{CC} = 4.5 - 5.5V		V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 7)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	10.0		11.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	9.0		10.0	ns		Figure 1 Figure 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical ON resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V_{CC} , $\overline{OE} = 5.0V$


Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50Ω source terminated in 50Ω Note: CL includes load and stray capacitance Note: Input PRR = 1.0 MHz, T_W = 500 ns

FIGURE 1. AC Test Circuit







The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



May 1999 Revised November 1999

FSTU32160 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with

-2V Undershoot Hardened Circuit (UHC™) Protection

General DescriptionThe Fairchild Switch FSTU32160 is a 16-bit to 32-bit high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows

inputs to be connected to outputs without adding propaga-

tion delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into B_1 or B_2 or both. The A and B Ports are "undershoot hardened" with UHC $^{\text{TM}}$ protection to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (SEL_1 , SEL_2) inputs provide switch enable control. When SEL_1 , SEL_2 are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion noise.

- Undershoot hardened to -2V (A and B Ports).
- Slower Output Enable times prevent signal disruption
- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.

Features

- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details


Ordering Code:

Order Number	Package Number	Package Description
FSTU32160MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram




Pin Descriptions

Pin Name	Description
SEL ₁ , SEL ₂	Select Inputs
A	Bus A
B ₁ , B ₂	Bus B

Truth Table

ıl	nputs	Function
SEL ₁	SEL ₂	runction
L	Н	$x A = x B_1$
Н	L	$x A = x B_2$
L	L	$x A = x B_1 $ and $x B_2$
Н	Н	$x B_1, x B_2 = BiasV$

Logic Diagram



DC V_{CC}/GND Current (I_{CC}/I_{GND}) +/- 100 mA Storage Temperature Range (T_{STG}) -65°C to +150 °C

Recommended Operating Conditions (Note 4)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Precharge Supply (BiasV)} & 1.5 \mbox{ to } V_{CC} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC

Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

			$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$				
Symbol	Parameter	V _{CC}	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V _{IN} = 5.5V
Io	Output Current	4.5	0.25			mA	BiasV = 2.4V, SEL _X = 2.0V
							$B_X = 0$
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = 5.5V$
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le B, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = FLOATING$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30$ mA
		4.5		8	14	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μΑ	SEL ₁ , SEL ₂ = 0V
							$B_X = 0V$, $BiasV_X = 5.5V$
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$
							SEL_1 , $SEL_2 = 5.5V$

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU= RD = 500Ω				Units	Conditions	Figure No.
Cymbol	r arameter	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	i iguie ito.
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	A or B, to B or A (Note 7)		0.25		0.25	ns	V _I = OPEN	Figure 2 Figure 3
t _{PZH}	Output Enable Time, SEL to A, B	7.0	30.0		35.0	ns	$V_I = OPEN \text{ for } t_{PZH}$ BiasV = GND	Figure 2 Figure 3
t _{PZL}	Output Enable Time, SEL to A, B	7.0	30.0		35.0	ns	$V_I = 7V$ for t_{PZL} BiasV = 3V	Figure 2 Figure 3
t _{PHZ}	Output Disable Time, SEL to A, B	1.0	6.9		7.3	ns	$V_I = OPEN \text{ for } t_{PHZ}$ BiasV = GND	Figure 2 Figure 3
t _{PLZ}	Output Disable Time, SEL to A, B	1.0	7.7		7.7	ns	$V_I = 7V$ for t_{PLZ} , BiasV = 3V	Figure 2 Figure 3

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O OFF}	Input/Output Capacitance "OFF State"	8		pF	V _{CC} = 5.0V, Switch OFF

Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 9)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} – 0.3		V	Figure 1

Note 9: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


Device Test Conditions

Parameter	Value	Units
V _{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V _{TRI}	11.0	V
V _{cc}	5.5	V

Transient Input Voltage (V_{IN}) Waveform



AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 2. AC Test Circuit





FIGURE 3. AC Waveforms



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



June 1999 Revised November 1999

FSTU32160A 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with –2V Undershoot Hardened Circuit (UHC™) Protection

General Description

The Fairchild Switch FSTU32160A is a 16-bit to 32-bit high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160A is designed so that the A Port demultiplexes into B_1 or B_2 or both. The A and B Ports are "undershoot hardened" with UHC $^{\text{TM}}$ protection to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (SEL₁, SEL₂) inputs provide switch enable control. When SEL₁, SEL₂ are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion pages.

Features

- Undershoot hardened to -2V (A and B Ports).
- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details


Ordering Code:

Order Number	Package Number	Package Description
FSTU32160AMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram




Pin Descriptions

Pin Name	Description
SEL ₁ , SEL ₂	Select Inputs
A	Bus A
B ₁ , B ₂	Bus B

Truth Table

Inp	outs	Function
SEL ₁	SEL ₂	- Function
L	Н	$x A = x B_1$
Н	L	$x A = x B_2$
L	L	$x A = x B_1 \text{ and } x B_2$
Н	Н	$x B_1, x B_2 = BiasV$

Logic Diagram



Supply Voltage (V_{CC}) DC Switch Voltage (V_S) (Note 2) -2.0V to +7.0V BiasV Voltage Range -0.5V to +7.0VDC Input Control Pin Voltage (V_{IN}) (Note 3) -0.5V to +7.0V DC Input Diode Current (I_{IK}) $V_{IN} < 0V$ -50 mA DC Output Current (I_{OUT}) 128 mA DC V_{CC} /GND Current (I_{CC} / I_{GND}) +/- 100 mA

-0.5V to +7.0V

-65°C to +150 °C

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC}) 4.0V to 5.5V Precharge Supply (BiasV) 1.5 to V_{CC} 0V to 5.5V Input Voltage (V_{IN}) Output Voltage (V_{OUT}) 0V to 5.5V

Input Rise and Fall Time $(t_r, \, t_f)$

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC

-40 °C to +85 °C Free Air Operating Temperature (T_A) Note 1: The "Absolute Maximum Ratings" are those values beyond which

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not

DC Electrical Characteristics

Storage Temperature Range (T_{STG})

			$T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$				
Symbol	Parameter	V _{CC}	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V _{IN} = 5.5V
Io	Output Current	4.5	0.25			mA	BiasV = 2.4V
							$B_X = 0$
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = 5.5V$
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le B \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = Floating$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	14	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μΑ	SEL ₁ , SEL ₂ = 0V
							$B_X = 0V$, $BiasV_X = 5.5V$
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$
							SEL_1 , $SEL_2 = 5.5V$

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

0	Barrandan	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU= RD = 500Ω						
Symbol	Parameter	$V_{CC} = 4.5 - 5.5V$		V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	A or B, to B or A (Note 7)		0.25		0.25	ns	V _I = OPEN	Figure 2 Figure 3
t _{PZH}	Output Enable Time,	0.5	4.0		4.5	ns	V _I = OPEN for t _{PZH}	Figure 2
	SEL to A, B	0.5	0.5		4.5	113	BiasV = GND	Figure 3
t _{PZL}	Output Enable Time,	1.0	1.0 4.8		5.5	5 ns	$V_I = 7V$ for t_{PZL}	Figure 2
	SEL to A, B	1.0			5.5		BiasV = 3V	Figure 3
t _{PHZ}	Output Disable Time,	1.0	5.9		6.0	6.9 ns	V _I = Open for t _{PHZ}	Figure 2
	SEL to A, B		3.9		0.9		BiasV = GND	Figure 3
t _{PLZ}	Output Disable Time,	1.0	7.4		7.0	ns	$V_I = 7V$ for t_{PLZ}	Figure 2
	SEL to A, B	1.0	7.4		7.0	115	BiasV = 3V	Figure 3

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O OFF}	Input/Output Capacitance "OFF State"	8		pF	V _{CC} = 5.0V, Switch OFF

Note 8: $T_A = +25^{\circ}C$, f = 1 Mhz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 9)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} – 0.3		V	Figure 1

Note 9: This is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


Device Test Conditions

Parameter	Value	Units
V _{IN}	See Waveform	V
R ₁ - R ₂	100K	Ω
V_{TRI}	11.0	V
V _{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform



AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 2. AC Test Circuit





FIGURE 3. AC Waveforms



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



August 1999 Revised December 1999

FSTU3257

Quad 2:1 Multiplexer/Demultiplexer Bus Switch with –2V Undershoot Hardened Circuit (UHC™) Protection

General Description

The Fairchild Switch FSTU3257 is a quad 2:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When $\overline{\text{OE}}$ is LOW, the select pin connects the A Port to the selected B Port output. The A and B Ports are "undershoot hardened" with UHC™ protection to support an extended range of 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit UHC senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning on the switch. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features

- Undershoot hardened to –2V (A and B Ports)
- Soft enable turn-on to minimize bus to bus charge sharing during enable
- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details

Ordering Code:

Order Number	Package Number	Package Description
FSTU3257QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FSTU3257MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

FSTU3257

Logic Diagram 1A 18, 2A 28, 3A 38, 4A 48, 4B, 4B,

Connection Diagram



Pin Descriptions

Pin Name	Description
ŌE	Bus Switch Enable
S	Select Input
Α	Bus A
B ₁ -B ₂	Bus B

Truth Table

s	OE	Function
Х	Н	Disconnect
L	L	$A = B_1$
Н	L	$A = B_2$

$\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +7.0V \\ DC Switch Voltage (V_S) (Note 2) & -2.0V to +7.0V \\ \end{tabular}$

DC Input Control Pin Voltage (V_{IN})(Note 3) -0.5V to +7.0V DC Input Diode Current (I_{IK}) V_{IN} <0V -50mA

DC Output (I_{OUT}) 128m

DC V_{CC}/GND Current (I_{CC}/I_{GND}) +/- 100mA Storage Temperature Range (T_{STG}) -65°C to +150 °C

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC}) 4.0V to 5.5V

 $\begin{array}{lll} & & & & \\ & & & \\ & & & \\$

128mA Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC

Free Air Operating Temperature (T_A) $-40~^{\circ}C$ to $+85~^{\circ}C$

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

		V _{CC}	T _A = -40 °C to +85 °C				
Symbol	Parameter	(V) Min Typ Max	Units	Conditions			
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18mA$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
l _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
Icc	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
		5.5			2.5	IIIA	Other inputs at V _{CC} or GND
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$\frac{0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}}{\text{OE}} = 5.5 \text{V}$

Note 5: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter -		$T_A = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C},$ $C_L = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$ $V_{CC} = 4.5 - 5.5 \text{V} \text{V}_{CC} = 4.0 \text{V}$			Units	Conditions	Figure
			.5 – 5.5V Max	V _{CC} =	= 4.0V Max			No.
	Prop Delay Bus to Bus (Note 7)	Min	0.25		0.25			Figure 2
t _{PHL} ,t _{PLH}	Prop Delay, Select to Bus A 7.0		30.0		35.0	ns	$V_I = OPEN$	Figure 3
t _{PZH} , t _{PZL}	Output Enable Time, Select to Bus B	7.0	30.0		35.0	V _I = 7V for t _{PZL}		Figure 2
	Output Enable Time, OE to Bus A, B	7.0	30.0		35.0	ns	$V_I = OPEN for t_{PZH}$	Figure 3
t _{PHZ} , t _{PLZ}	Output Disable Time, Select to Bus B	1.5	8.4		9.8			Figure 2
	Output Disable Time, Output Enable Time, OE to Bus A, B	1.5	8.8		9.8	ns	$V_I = OPEN \text{ for } t_{PHZ}$	Figure 3

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 8)

Symbol		Parameter	Тур	Max	Units	Conditions
C _{IN}		Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
A Port		Input/Output Capacitance	7.5		pF	V _{CC} , OE = 5.0V
C _{I/O}	B Port	пригопри Сараспансе	5.5		pF	V _{CC} , OL = 3.0 V
C _{I/O} C	N State	Input/Output Capacitance ON State (A or B Port)	14		pF	V _{CC} = 5.0V Switch ON

Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 9)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} – 0.3		V	Figure 1

Note 9: This is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


Device Test Conditions

Parameter	Value	Units
V _{IN}	See Waveform	V
R ₁ - R ₂	100K	Ω
V _{TRI}	11.0	V
V _{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform





AC Loading and Waveforms




Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 nS

FIGURE 2. AC Test Circuit





Protection



16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



May 1999 Revised December 1999

FSTU3384 10-Bit Bus Switch with –2V Undershoot Hardened Circuit (UHC™) Protection

General Description

The Fairchild Switch FSTU3384 provides 10 bits of high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay generating additional ground bounce noise. Both the A Ports and the B Ports are "undershoot hardened" with UHCTM protection to support an extended input range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning on the switch. The device is organized as two 5-bit switches with separate bus enable $(\overline{\text{OE}})$ signals. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports
- Undershoot Hardened to -2.0V.
- Minimal propagation delay through the switch
- Low I_{CC}.
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details.

Ordering Code:

Order Number	Package Number	Package Description
FSTU3384WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MO-153 4.4mm Wide
FSTU3384QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
FSTU3384MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Pin Descriptions

Pin Names	Description
OEA, OEB	Bus Switch Enable
A ₀ -A ₉	Bus A
B ₀ -B ₉	Bus B

UHC™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram



Truth Table

OEA	OEB	B ₀ -B ₄	B ₅ -B ₉	Function
L	L	A ₀ -A ₄	A ₅ -A ₉	Connect
L	Н	A ₀ -A ₄	HIGH-Z State	Connect
Н	L	HIGH-Z State	A ₅ -A ₉	Connect
Н	Н	HIGH-Z State	HIGH-Z State	Disconnect

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		v	T _A =	-40°C to +8	35°C			
Symbol	Parameter	v _{cc} (v)	Min	Typ (Note 5)	Max	Units	Condition	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = - 18 mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			٧		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	٧		
I _I	Input Leakage Current	5.5			±1.0	μА	0 ≤ V _{IN} ≤ 5.5V	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μА	$0 \le A, B \le V_{CC}, V_{IN} = V_{IH}$	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _S = 0V, I _{IN} = 64 mA	
	(Note 4)	4.5		4	7	Ω	V _S = 0V, I _{IN} = 30 mA	
		4.5		8	15	Ω	V _S = 2.4V, I _{IN} = 15 mA	
		4.0		11	20	Ω	V _S = 2.4V, I _{IN} = 15 mA	
I _{CC}	Quiescent Supply Current	5.5			3	μА	V _S = V _{CC} or GND, I _{OUT} = 0	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	OE input at 3.4V	
							Other inputs at V _{CC} or GND	
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μА	OE = 0V, B = 0V, BiasV = 5.5V	
I _{OZU}	Switch Undershoot Current	5.5			100	μА	I_{IN} = - 20 mA, \overline{OE} = 5.5V, $V_{OUT} \ge V_{IH}$	
V _{IKU}	Voltage Undershoot	5.5			-2.0	٧	$0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}, \overline{\text{OE}} = 5.5 \text{V}$	

Note 4: Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: All typical values are at $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

		CL		C to +85°C J = RD = 50	0 Ω			- ·
Symbol	Parameter	V _{CC} = 4.	5 – 5.5V	v _{cc} =	4.0V	Units	Conditions	Figure No.
		Min	Max	Min	Max	1		
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1, Figure 2
t _{PZH} , t _{PZL}	Output Enable Time \overline{OE}_A , \overline{OE}_B to A_n , B_n	1.0	5.7		6.2	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figure 1, Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time \overline{OE}_A , \overline{OE}_B to A _n , B _n	1.5	5.2		5.5	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figure 1, Figure 2


Note 6: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O} (OFF)	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 $\Omega,$ RU = RD = 500 Ω

Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ nS}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



December 1998 Revised December 1999

FSTU6800

10-Bit Bus Switch with Pre-Charged Outputs and –2V Undershoot Hardened Circuit (UHC™) Protection

General Description

The Fairchild Switch FSTU6800 provides 10-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. Both the A Ports and the B Ports are "undershoot hardened" with UHC™ protection to support an extended input range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning on the switch. The device also precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as a 10-bit switch with a bus enable (\overline{OE}) signal. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k Ω resistor.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Undershoot Hardened to -2.0V.
- Soft enable turn-on to minimize bus-to-bus charge sharing during enable.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Output precharge to minimize live insertion noise.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details.

Ordering Code:

Order Number	Package Number	Package Description
FSTU6800WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MO-153 4.4mm Wide
FSTU6800QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
FSTU6800MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram




Pin Descriptions

Pin Name	Description		
ŌE	Bus Switch Enable		
A	Bus A		
В	Bus B		
BiasV	Bus B Voltage Bias		

UHC™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram



Truth Table

ŌE	B ₀ -B ₉	Function
L	A ₀ -A ₉	Connect
Н	BiasV	Precharge

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-2.0V to +7.0V
Bias V Voltage Range	-0.5V to $+7.0V$
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to $+7.0V$
DC Input Diode Current (I_{IK}) V_{IN} < 0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V_{CC}) 4.0V to 5.5V Precharge Supply (BiasV) 1.5V to V_{CC} 0V to 5.5V Input Voltage (V_{IN}) Output Voltage (V_{OUT}) 0V to 5.5V

Input Rise and Fall Time $(t_{\rm r},\,t_{\rm f})$

Switch Control Input 0 nS/V to 5 nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) –40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed

Note 3: Unused control inputs must be held HIGH or LOW. They may not

DC Electrical Characteristics

			T _A =	-40 °C to +	85 °C		
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 5)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
կ	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
Io	Output Current	4.5	0.25			mA	BiasV = 2.4V, B = 0
l _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A \le V_{CC}, \ V_{IN} = V_{IH}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _S = 0V, I _{IN} = 64 mA
	(Note 4)	4.5		4	7	Ω	$V_S = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	15	Ω	V _S = 2.4V, I _{IN} = 15 mA
		4.0		11	20	Ω	V _S = 2.4V, I _{IN} = 15 mA
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_S = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	OE input at 3.4V
							Other inputs at V _{CC} or GND
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μА	OE = 0V, B = 0V, BiasV = 5.5V
I _{OZU}	Switch Undershoot Current	5.5			100	μΑ	$I_{IN} = -20 \text{ mA}, \overline{OE} = 5.5 \text{V}, V_{OUT} \ge V_{IH}$
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}, \overline{\text{OE}} = 5.5 \text{V}$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

		Cı	T _A = -40 °C _ = 50 pF, Rl				0 114	Figure No.	
Symbol	Parameter	V _{CC} = 4	.5 – 5.5V	V _{CC}	= 4.0V	Units	Conditions		
		Min	Max	Min	Max	İ			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2	
t _{PZH}	Output Enable Time	7.0	30.0		35.0	ns	V _I = OPEN BiasV = GND	Figure 1	
t _{PZL}		7.0	30.0		35.0	ns	V _I = 7V BiasV = 3V	Figure 2	
t _{PHZ}	Output Disable Time	1.0	6.1		6.5	ns	V _I = OPEN BiasV = GND	Figure 1	
t _{PLZ}		1.0	7.3		6.8	ns	V _I = 7V BiasV = 3V	Figure 2	


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 $\Omega,$ RU = RD = 500 Ω

Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, t_W = 500 nS

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



December 1998 Revised December 1999

FSTU6800A

10-Bit Bus Switch with Pre-Charged Outputs and –2V Undershoot Hardened Circuit (UHC™) Protection (Preliminary)

General Description

The Fairchild Switch FSTU6800A provides 10-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. Both the A Ports and the B Ports are "undershoot hardened" with UHC™ protection to support an extended input range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning on the switch. The device also precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as a 10-bit switch with a bus enable (\overline{OE}) signal. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k Ω resistor.

Features

- \blacksquare 4 Ω switch connection between two ports.
- Undershoot Hardened to -2.0V.
- Soft enable turn-on to minimize bus-to-bus charge sharing during enable.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Output precharge to minimize live insertion noise.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details.


Ordering Code:

Order Number	Package Number	Package Description					
FSTU6800AWM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MO-153 4.4mm Wide					
FSTU6800AQSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide					
FSTU6800AMTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Name	Description		
ŌĒ	Bus Switch Enable		
А	Bus A		
В	Bus B		
BiasV	Bus B Voltage Bias		

Truth Table

OE	B ₀ -B ₉	Function
L	A ₀ -A ₉	Connect
H BiasV		Precharge

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Switch Voltage (V_S) -2.0V to +7.0V Bias V Voltage Range -0.5V to +7.0VDC Input Voltage (V_{IN}) (Note 2) -0.5V to +7.0VDC Input Diode Current (I_{IK}) V_{IN}< 0V -50mA DC Output (I_{OUT}) Sink Current 128mA DC V_{CC}/GND Current (I_{CC}/I_{GND}) +/- 100mA Storage Temperature Range (T_{STG}) -65°C to +150 °C

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Precharge Supply (BiasV)} & 1.5 \mbox{V to V_{CC}} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0 nS/V to 5 nS/V Switch I/O 0 nS/V to DC

Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

	Parameter	V	$T_A = -40~^{\circ}\text{C}$ to $+85~^{\circ}\text{C}$				
Symbol		(V)	Min	Typ (Note 5)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μА	$0 \le V_{IN} \le 5.5V$
I _O	Output Current	4.5	0.25			mA	BiasV = 2.4V, B = 0
l _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \leq A \leq V_{CC}, V_{IN} = V_{IH}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _S = 0V, I _{IN} = 64 mA
	(Note 4)	4.5		4	7	Ω	$V_S = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	15	Ω	$V_S = 2.4V$, $I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	V _S = 2.4V, I _{IN} = 15 mA
I _{CC}	Quiescent Supply Current	5.5			3	μА	$V_S = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	OE input at 3.4V Other inputs at V _{CC} or GND
I _{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μА	OE = 0V, B = 0V, BiasV = 5.5V
I _{OZU}	Switch Undershoot Current	5.5	_		100	μА	$I_{IN} = -20 \text{ mA}, \overline{OE} = 5.5 \text{V}, V_{OUT} \ge V_{IH}$
V _{IKU}	Voltage Undershoot	5.5	_		-2.0	٧	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}, \overline{OE} = 5.5 \text{V}$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Typical values are at $V_{CC}=5.0V$ and $T_A\!\!=+25^{\circ}\!C$

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500Ω				H-h-	Conditions	Fi No.
		V _{CC} = 4.5 - 5.5V		V _{CC} = 4.0V		Units	Conditions	Figure No.
		Min	Max	Min	Max	1		
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH}	Output Enable Time	1.0	6.2		6.5	ns	V _I = OPEN BiasV = GND	Figure 1
t _{PZL}		1.0	6.2		6.5	ns	$V_I = 7V$ BiasV = 3V	Figure 2
t _{PHZ}	Output Disable Time	1.0	6.1		6.5	ns	V _I = OPEN BiasV = GND	Figure 1
t _{PLZ}		1.0	7.3		6.8	ns	$V_1 = 7V$ Figure 2 BiasV = 3V	


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	5		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms





Note: Input driven by 50 Ω source terminated in 50 $\Omega,$ RU = RD = 500 Ω


Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit







24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.