

## Latch/flip-flop

## 74F373/74F374

*74F373 Octal transparent latch (3-State)*  
*74F374 Octal D-type flip-flop (3-State)*

### FEATURES

- 8-bit transparent latch — 74F373
- 8-bit positive edge triggered register — 74F374
- 3-State outputs glitch free during power-up and power-down
- Common 3-State output register
- Independent register and 3-State buffer operation
- SSOP Type II Package

### DESCRIPTION

The 74F373 is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by enable (E) and output enable ( $\overline{OE}$ ) control gates.

The data on the D inputs is transferred to the latch outputs when the enable (E) input is high. The latch remains transparent to the data input while E is high, and stores the data that is present one setup time before the high-to-low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active low output enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the latch operation. When  $\overline{OE}$  is low, latched or transparent data appears at the output.

When  $\overline{OE}$  is high, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74F374 is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable ( $\overline{OE}$ ) control gates.

The register is fully edge triggered. The state of the D input, one setup time before the low-to-high clock transition is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active low output enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the register operation. When  $\overline{OE}$  is low, the data in the register appears at the outputs. When  $\overline{OE}$  is high, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

| TYPE   | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|---------------------------|--------------------------------|
| 74F373 | 4.5ns                     | 35mA                           |

| TYPE   | TYPICAL $f_{\max}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|--------------------|--------------------------------|
| 74F374 | 165MHz             | 55mA                           |

### ORDERING INFORMATION

| DESCRIPTION                 | ORDER CODE                                                                            | DRAWING NUMBER |
|-----------------------------|---------------------------------------------------------------------------------------|----------------|
|                             | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ |                |
| 20-pin plastic DIP          | N74F373N, N74F374N                                                                    | SOT146-1       |
| 20-pin plastic SOL          | N74F373D, N74F374D                                                                    | SOT163-1       |
| 20-pin plastic SSOP type II | N74F373DB, N74374DB                                                                   | SOT399-1       |

### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


| PINS            | DESCRIPTION                            | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|----------------------------------------|---------------------|---------------------|
| D0 - D7         | Data inputs                            | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| E (74F373)      | Enable input (active high)             | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| $\overline{OE}$ | Output enable inputs (active low)      | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| CP (74F374)     | Clock pulse input (active rising edge) | 1.0/1.0             | 20 $\mu$ A/0.6mA    |
| Q0 - Q7         | 3-State outputs                        | 150/40              | 3.0mA/24mA          |

NOTE: One (1.0) FAST unit load is defined as: 20 $\mu$ A in the high state and 0.6mA in the low state.


## Latch/flip-flop

## 74F373/74F374


PIN CONFIGURATION – 74F373




PIN CONFIGURATION – 74F374




LOGIC SYMBOL – 74F373




IEC/IEE SYMBOL – 74F374



IEC/IEEE SYMBOL – 74F373




IEC/IEEE SYMBOL – 74F374




## Latch/flip-flop

74F373/74F374

## LOGIC DIAGRAM FOR 74F373



## LOGIC DIAGRAM FOR 74F374



## FUNCTION TABLE FOR 74F373

| INPUTS |   |    | INTERNAL REGISTER | OUTPUTS | OPERATING MODE           |
|--------|---|----|-------------------|---------|--------------------------|
| OE     | E | Dn |                   | Q0 - Q7 |                          |
| L      | H | L  | L                 | L       | Enable and read register |
| L      | H | H  | H                 | H       |                          |
| L      | ↓ | l  | L                 | L       | Latch and read register  |
| L      | ↓ | h  | H                 | H       |                          |
| L      | L | X  | NC                | NC      | Hold                     |
| H      | L | X  | NC                | Z       | Disable outputs          |
| H      | H | Dn | Dn                | Z       |                          |

## NOTES:

1. H = High-voltage level
2. h = High state must be present one setup time before the high-to-low enable transition
3. L = Low-voltage level
4. l = Low state must be present one setup time before the high-to-low enable transition
5. NC = No change
6. X = Don't care
7. Z = High impedance "off" state
8. ↓ = High-to-low enable transition

## Latch/flip-flop

## 74F373/74F374

## FUNCTION TABLE FOR 74F374

| INPUTS |    |    | INTERNAL REGISTER | OUTPUTS | OPERATING MODE         |
|--------|----|----|-------------------|---------|------------------------|
| OE     | CP | Dn |                   | Q0 - Q7 |                        |
| L      | ↑  | l  | L                 | L       | Load and read register |
| L      | ↑  | h  | H                 | H       |                        |
| L      | ↑  | X  | NC                | NC      | Hold                   |
| H      | ↑  | X  | NC                | Z       | Disable outputs        |
| H      | ↑  | Dn | Dn                | Z       |                        |

## NOTES:

1. H = High-voltage level
2. h = High state must be present one setup time before the low-to-high clock transition
3. L = Low-voltage level
4. l = Low state must be present one setup time before the low-to-high clock transition
5. NC = No change
6. X = Don't care
7. Z = High impedance "off" state
8. ↑ = Low-to-high clock transition
9. ↑ = Not low-to-high clock transition

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL           | PARAMETER                                      | RATING                  | UNIT |
|------------------|------------------------------------------------|-------------------------|------|
| V <sub>CC</sub>  | Supply voltage                                 | -0.5 to +7.0            | V    |
| V <sub>IN</sub>  | Input voltage                                  | -0.5 to +7.0            | V    |
| I <sub>IN</sub>  | Input current                                  | -30 to +5               | mA   |
| V <sub>OUT</sub> | Voltage applied to output in high output state | -0.5 to V <sub>CC</sub> | V    |
| I <sub>OUT</sub> | Current applied to output in low output state  | 48                      | mA   |
| T <sub>amb</sub> | Operating free air temperature range           | 0 to +70                | °C   |
| T <sub>stg</sub> | Storage temperature range                      | -65 to +150             | °C   |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL           | PARAMETER                            | LIMITS |     |     | UNIT |
|------------------|--------------------------------------|--------|-----|-----|------|
|                  |                                      | MIN    | NOM | MAX |      |
| V <sub>CC</sub>  | Supply voltage                       | 4.5    | 5.0 | 5.5 | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0    |     |     | V    |
| V <sub>IL</sub>  | Low-level input voltage              |        |     | 0.8 | V    |
| I <sub>Ik</sub>  | Input clamp current                  |        |     | -18 | mA   |
| I <sub>OH</sub>  | High-level output current            |        |     | -3  | mA   |
| I <sub>OL</sub>  | Low-level output current             |        |     | 24  | mA   |
| T <sub>amb</sub> | Operating free air temperature range | 0      |     | +70 | °C   |

## Latch/flip-flop

## 74F373/74F374

**DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL           | PARAMETER                                            | TEST CONDITIONS <sup>1</sup>                            | LIMITS              |                  |      | UNIT |
|------------------|------------------------------------------------------|---------------------------------------------------------|---------------------|------------------|------|------|
|                  |                                                      |                                                         | MIN                 | TYP <sup>2</sup> | MAX  |      |
| V <sub>OH</sub>  | High-level output voltage                            | V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,           | ±10%V <sub>CC</sub> | 2.4              |      | V    |
|                  |                                                      | V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX            | ±5%V <sub>CC</sub>  | 2.7              | 3.4  | V    |
| V <sub>OL</sub>  | Low-level output voltage                             | V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,           | ±10%V <sub>CC</sub> |                  | 0.35 | 0.50 |
|                  |                                                      | V <sub>IH</sub> = MIN, I <sub>OL</sub> = MAX            | ±5%V <sub>CC</sub>  |                  | 0.35 | 0.50 |
| V <sub>IK</sub>  | Input clamp voltage                                  | V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub> |                     | -0.73            | -1.2 | V    |
| I <sub>I</sub>   | Input current at maximum input voltage               | V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V            |                     |                  | 100  | μA   |
| I <sub>IH</sub>  | High-level input current                             | V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V            |                     |                  | 20   | μA   |
| I <sub>IL</sub>  | Low-level input current                              | V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V            |                     |                  | -0.6 | mA   |
| I <sub>OZH</sub> | Off-state output current, high-level voltage applied | V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7V            |                     |                  | 50   | μA   |
| I <sub>OZL</sub> | Off-state output current, low-level voltage applied  | V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5V            |                     |                  | -50  | μA   |
| I <sub>OS</sub>  | Short-circuit output current <sup>3</sup>            | V <sub>CC</sub> = MAX                                   | -60                 |                  | -150 | mA   |
| I <sub>CC</sub>  | Supply current (total)                               | 74F373                                                  |                     | 35               | 60   | mA   |
|                  |                                                      | 74F374                                                  |                     | 57               | 86   | mA   |

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Latch/flip-flop

## 74F373/74F374

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL                               | PARAMETER                                     |        | TEST<br>CONDITION        | LIMITS                                                                                              |            |             |                                                                                                                  |             | UNIT |
|--------------------------------------|-----------------------------------------------|--------|--------------------------|-----------------------------------------------------------------------------------------------------|------------|-------------|------------------------------------------------------------------------------------------------------------------|-------------|------|
|                                      |                                               |        |                          | T <sub>amb</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |            |             | T <sub>amb</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |             |      |
|                                      |                                               |        |                          | MIN                                                                                                 | TYP        | MAX         | MIN                                                                                                              | MAX         |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>Dn to Qn                 | 74F373 | Waveform 3               | 3.0<br>2.0                                                                                          | 5.3<br>3.7 | 7.0<br>5.0  | 3.0<br>2.0                                                                                                       | 8.0<br>6.0  | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>E to Qn                  |        | Waveform 2               | 5.0<br>3.0                                                                                          | 9.0<br>4.0 | 11.5<br>7.0 | 5.0<br>3.0                                                                                                       | 12.0<br>8.0 | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time<br>to high or low level    |        | Waveform 6<br>Waveform 7 | 2.0<br>2.0                                                                                          | 5.0<br>5.6 | 11.0<br>7.5 | 2.0<br>2.0                                                                                                       | 11.5<br>8.5 | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time<br>from high or low level |        | Waveform 6<br>Waveform 7 | 2.0<br>2.0                                                                                          | 4.5<br>3.8 | 6.5<br>5.0  | 2.0<br>2.0                                                                                                       | 7.0<br>6.0  | ns   |
| f <sub>max</sub>                     | Maximum clock frequency                       | 74F374 | Waveform 1               | 150                                                                                                 | 165        |             | 140                                                                                                              |             | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Qn                 |        | Waveform 1               | 3.5<br>3.5                                                                                          | 5.0<br>5.0 | 7.5<br>7.5  | 3.0<br>3.0                                                                                                       | 8.5<br>8.5  | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time<br>to high or low level    |        | Waveform 6<br>Waveform 7 | 2.0<br>2.0                                                                                          | 9.0<br>5.3 | 11.0<br>7.5 | 2.0<br>2.0                                                                                                       | 12.0<br>8.5 | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time<br>from high or low level |        | Waveform 6<br>Waveform 7 | 2.0<br>2.0                                                                                          | 5.3<br>4.3 | 6.0<br>5.5  | 2.0<br>2.0                                                                                                       | 7.0<br>6.5  | ns   |

## AC SETUP REQUIREMENTS


| SYMBOL                                     | PARAMETER                                 |        | TEST<br>CONDITION | LIMITS                                                                                              |     |     |                                                                                                                  |     | UNIT |
|--------------------------------------------|-------------------------------------------|--------|-------------------|-----------------------------------------------------------------------------------------------------|-----|-----|------------------------------------------------------------------------------------------------------------------|-----|------|
|                                            |                                           |        |                   | T <sub>amb</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |     |     | T <sub>amb</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |     |      |
|                                            |                                           |        |                   | MIN                                                                                                 | TYP | MAX | MIN                                                                                                              | MAX |      |
| t <sub>su</sub> (H)<br>t <sub>su</sub> (L) | Setup time, high or low level<br>Dn to E  | 74F373 | Waveform 4        | 0<br>1.0                                                                                            |     |     | 0<br>1.0                                                                                                         |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L)   | Hold time, high or low level<br>Dn to E   |        | Waveform 4        | 3.0<br>3.0                                                                                          |     |     | 3.0<br>3.0                                                                                                       |     | ns   |
| t <sub>w</sub> (H)                         | E Pulse width, high                       |        | Waveform 1        | 3.5                                                                                                 |     |     | 4.0                                                                                                              |     | ns   |
| t <sub>su</sub> (H)<br>t <sub>su</sub> (L) | Setup time, high or low level<br>Dn to CP | 74F374 | Waveform 5        | 2.0<br>2.0                                                                                          |     |     | 2.0<br>2.0                                                                                                       |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L)   | Hold time, high or low level<br>Dn to CP  |        | Waveform 5        | 0<br>0                                                                                              |     |     | 0<br>0                                                                                                           |     | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L)   | CP Pulse width,<br>high or low            |        | Waveform 5        | 3.5<br>4.0                                                                                          |     |     | 3.5<br>4.0                                                                                                       |     | ns   |

## Latch/flip-flop


74F373/74F374

**AC WAVEFORMS**For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




**Waveform 1.** Propagation delay for clock input to output, clock pulse widths, and maximum clock frequency




**Waveform 5.** Data setup time and hold times




**Waveform 2.** Propagation delay for enable to output and enable pulse width




**Waveform 6.** 3-State output enable time to high level and output disable time from high level



**Waveform 3.** Propagation delay for data to output



**Waveform 7.** 3-State output enable time to low level and output disable time from low level



**Waveform 4.** Data setup time and hold times


## Latch/flip-flop

74F373/74F374

## TEST CIRCUIT AND WAVEFORMS

## SWITCH POSITION

| TEST                  | SWITCH |
|-----------------------|--------|
| $t_{PLZ}$ , $t_{PZL}$ | closed |
| All other             | open   |




## DEFINITIONS:

$R_L$  = Load resistor; see AC electrical characteristics for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



| family | INPUT PULSE REQUIREMENTS |       |           |       |           |           |
|--------|--------------------------|-------|-----------|-------|-----------|-----------|
|        | amplitude                | $V_M$ | rep. rate | $t_w$ | $t_{TLH}$ | $t_{THL}$ |
| 74F    | 3.0V                     | 1.5V  | 1MHz      | 500ns | 2.5ns     | 2.5ns     |

SF00265