

54S112 Flip-Flop

Military Logic Products

Dual J-K Edge-Triggered Flip-Flop

Product Specification

DESCRIPTION

The 54S112 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set (S_D) and Reset (R_D) inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A High level on the Clock (CP) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is High and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the High-to-Low transition of CP .

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54S112/BEA
16-Pin Ceramic FlatPack	54S112/BFA
16-Pin Ceramic LLCC	54S112/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54S
CP	Clock input	2SUL
R_D, S_D	Reset and Set inputs	3.5SUL
J, K	Data inputs	1SUL
Q, $\bar{Q}$	Outputs	10SUL

NOTE: A 54S Unit Load (SUL) is 50 μ A I_{IH} and -2.0mA I_{IL} .


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	7.0	V
V_I	Input voltage range	-0.5 to +5.5	V
I_I	Input current range	-30 to +5.0	mA
V_O	Voltage applied to output in High output state range	-0.5 to + V_{CC}	V
T_{STG}	Storage temperature range	-65 to +125	$^{\circ}$ C

PIN CONFIGURATION




LOGIC SYMBOL



Flip-Flops

54S112

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	S_D	R_D	CP	J	K	Q	$\bar{Q}$
Asynchronous Set	L	H	X	X	X	H	L
Asynchronous reset (clear)	H	L	X	X	X	L	H
Undetermined	L	L	X	X	X	H	H
Toggle	H	H	↓	h	h	$\bar{q}$	q
Load "0" (Reset)	H	H	↓	l	h	L	H
Load "1" (Set)	H	H	↓	h	l	H	L
Hold "no change"	H	H	↓	l	l	q	$\bar{q}$

H = High voltage level steady state.
h = High voltage level one setup time prior to the High-to-Low Clock transition.
L = Low voltage level steady state.
l = Low voltage level one setup time prior to the High-to-Low Clock transition.
q = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low Clock transition.
X = Don't Care.
↓ = High-to-Low Clock transition.

NOTE:
Both outputs will be High while both S_D and R_D are Low, but the output states are unpredictable if S_D and R_D go High simultaneously.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			+0.8	V
		+125°C		+0.7	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-1000	μA
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	-55		+125	°C

Flip-Flops

54S112

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OH} = Max	2.5	3.4		V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OL} = Max			0.5	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}			0.45	V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _I = 5.5V			1.0	mA
I _{IH1}	High-level input current	V _{CC} = Max, V _I = 2.7V	J, K inputs		50	μA
			R _D , S _D inputs		100	μA
			CP inputs		100	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.5V	J, K inputs		-1.6	mA
			R _D , S _D inputs		-7	mA
			CP inputs		-4	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-40		-110	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = Max		15	50	mA

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V⁵

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			C _L = 15pF		
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	80		MHz
t _{PLH}	Propagation delay	Waveform 1		7.0	ns
t _{PHL}	Clock to output			7.0	ns
t _{PLH}	Propagation delay	Waveform 2		7.0	ns
t _{PHL}	S _D or R _D to output			7.0	ns

AC SETUP REQUIREMENTS T_A = 25°C, V_{CC} = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t _w (H)	Clock pulse width (High)	Waveform 1	6.0		ns
t _w (L)	Clock pulse width (Low)	Waveform 1	6.5		ns
t _w (L)	Set or reset pulse width (Low)	Waveform 2	8.0		ns
t _s	Setup time J or K to clock	Waveform 1	4.0		ns
t _h	Hold time J or K to clock	Waveform 1	0		ns

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			C _L = 50pF		
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	80		MHz
t _{PLH}	Propagation delay	Waveform 1		9.0	ns
t _{PHL}	Clock to output			9.0	ns
t _{PLH}	Propagation delay	Waveform 2		9.0	ns
t _{PHL}	S _D or R _D to output			9.0	ns

Flip-Flops

54S112

AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^5$

AC ELECTRICAL CHARACTERISTICS $T_A = -55^{\circ}\text{C}$ and $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$					
SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	60		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to output	Waveform 1		11.0 11.0	ns ns
t_{PLH} t_{PHL}	Propagation delay S_D or R_D to output	Waveform 2		11.0 11.0	ns ns


AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_w(\text{H})$	Clock pulse width (High)	Waveform 1	10		ns
$t_w(\text{L})$	Clock pulse width (Low)	Waveform 1	10		ns
$t_w(\text{L})$	Set or reset pulse width (Low)	Waveform 2	10		ns
t_s	Setup time J or K to clock	Waveform 1	9.0		ns
t_h	Hold time J or K to clock	Waveform 1	2		ns

NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and $\bar{Q}$ outputs High in turn.
- These parameters are guaranteed, but not tested.


AC WAVEFORMS




Flip-Flops

54S112

TEST CIRCUIT AND WAVEFORM



Test Circuit for 54 Totem-Pole Outputs



Input Pulse Definition

FAMILY	INPUT PULSE CHARACTERISTICS					
	R_L	V_M	Rep. Rate	T_w	T_{TLH}	T_{THL}
54SXXX	280Ω	1.5V	1MHz	500ns	≤2.5ns	≤2.5ns

DEFINITIONS:

C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

V_X = Unlocked pins must be held at ≤0.8V, ≥2.7V or open per FunctionTable.