


### 80C186EB/80C188EB AND 80L186EB/80L188EB 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

- **■** Full Static Operation
- True CMOS Inputs and Outputs
- Integrated Feature Set
  - -- Low-Power Static CPU Core
  - Two Independent UARTs each with an Integral Baud Rate Generator
  - Two 8-Bit Multiplexed I/O Ports
  - Programmable Interrupt Controller
  - Three Programmable 16-Bit Timer/Counters
  - Clock Generator
  - Ten Programmable Chip Selects with integral Wait-State Generator
  - Memory Refresh Control Unit
  - System Level Testing Support (ONCE Mode)
- Direct Addressing Capability to 1 Mbyte Memory and 64 Kbyte I/O
- Speed Versions Available (5V):
  - 25 MHz (80C186EB25/80C188EB25)
  - 20 MHz (80C186EB20/80C188EB20)
  - 13 MHz (80C186EB13/80C188EB13)

- Available in Extended Temperature Range (-40°C to +85°C)
- Speed Versions Available (3V):
  - 16 MHz (80L186EB16/80L188EB16)
  - -- 13 MHz (80L186EB13/80L188EB13)
  - 8 MHz (80L186EB8/80L188EB8)
- Low-Power Operating Modes:
  - Idle Mode Freezes CPU Clocks but keeps Peripherals Active
  - Powerdown Mode Freezes All Internal Clocks
- Supports 80C187 Numeric Coprocessor Interface (80C186EB PLCC Only)
- Available In:
  - --- 80-Pin Quad Flat Pack (QFP)
  - 84-Pin Plastic Leaded Chip Carrier (PLCC)
  - 80-Pin Shrink Quad Flat Pack (SQFP)

The 80C186EB is a second generation CHMOS High-Integration microprocessor. It has features that are new to the 80C186 family and include a STATIC CPU core, an enhanced Chip Select decode unit, two independent Serial Channels, I/O ports, and the capability of Idle or Powerdown low power modes.



272433-1

November 1994 Order Number: 272433-002

# 80C186EB/80C188EB and 80L186EB/80L188EB 16-Bit High-Integration Embedded Processors

<b>CONTENTS</b> PAGE
<b>INTRODUCTION</b> 1-135
CORE ARCHITECTURE 1-135 Bus Interface Unit 1-135 Clock Generator 1-135
80C186EC PERIPHERAL ARCHITECTURE       1-136         Interrupt Control Unit       1-136         Timer/Counter Unit       1-136         Serial Communications Unit       1-138         Chip-Select Unit       1-138         I/O Port Unit       1-138         Refresh Control Unit       1-138         Power Management Unit       1-138         80C187 Interface (80C186EB Only)       1-138         ONCE Test Mode       1-138
PACKAGE INFORMATION1-139Prefix Identification1-139Pin Descriptions1-139
<b>80C186EB PINOUT</b> 1-145
PACKAGE THERMAL SPECIFICATIONS 1-153
<b>ELECTRICAL SPECIFICATIONS</b> 1-154 Absolute Maximum Ratings 1-154






Figure 1. 80C186EB/80C188EB Block Diagram

■ 4826175 0143620 6T8 **■** 

1-134

Preliminary



#### INTRODUCTION

Unless specifically noted, all references to the 80C186EB apply to the 80C188EB, 80L186EB, and 80L188EB. References to pins that differ between the 80C186EB/80L186EB and the 80C188EB/80L188EB are given in parentheses. The "L" in the part number denotes low voltage operation. Physically and functionally, the "C" and "L" devices are identical.

The 80C186EB is the first product in a new generation of low-power, high-integration microprocessors. It enhances the existing 186 family by offering new features and new operating modes. The 80C186EB is object code compatible with the 80C186XL/80C188XL microprocessors.

The 80L186EB is the 3V version of the 80C186EB. The 80L186EB is functionally identical to the 80C186EB embedded processor. Current 80C186EB users can easily upgrade their designs to use the 80L186EB and benefit from the reduced power consumption inherent in 3V operation.

The feature set of the 80C186EB meets the needs of low power, space critical applications. Low-Power applications benefit from the static design of the CPU core and the integrated peripherals as well as low voltage operation. Minimum current consumption is achieved by providing a Powerdown mode that halts operation of the device, and freezes the clock circuits. Peripheral design enhancements ensure that non-initialized peripherals consume little current.

Space critical applications benefit from the integration of commonly used system peripherals. Two serial channels are provided for services such as diagnostics, inter-processor communication, modem interface, terminal display interface, and many others. A flexible chip select unit simplifies memory and peripheral interfacing. The interrupt unit provides sources for up to 129 external interrupts and will prioritize these interrupts with those generated from the on-chip peripherals. Three general purpose timer/counters and sixteen multiplexed I/O port pins round out the feature set of the 80C186EB.

Figure 1 shows a block diagram of the 80C186EB/80C188EB. The Execution Unit (EU) is an enhanced 8086 CPU core that includes: dedicated hardware to speed up effective address calculations, enhance execution speed for multiple-bit shift and rotate instructions and for multiply and divide instructions, string move instructions that operate at full bus bandwidth, ten new instruction, and fully static operation. The Bus Interface Unit (BIU) is the same as that found on the original 186 family products, ex-

#### 80C186EB/80C188EB, 80L186EB/80L188EB

cept the queue status mode has been deleted and buffer interface control has been changed to ease system design timings. An independent internal bus is used to allow communication between the BIU and internal peripherals.

#### **CORE ARCHITECTURE**

### **Bus Interface Unit**

The 80C186EB core incorporates a bus controller that generates local bus control signals. In addition, it employs a HOLD/HLDA protocol to share the local bus with other bus masters.

The bus controller is responsible for generating 20 bits of address, read and write strobes, bus cycle status information, and data (for write operations) information. It is also responsible for reading data off the local bus during a read operation. A READY input pin is provided to extend a bus cycle beyond the minimum four states (clocks).

The local bus controller also generates two control signals ( $\overline{\text{DEN}}$  and  $\overline{\text{DT/R}}$ ) when interfacing to external transceiver chips. (Both  $\overline{\text{DEN}}$  and  $\overline{\text{DT/R}}$  are available on the PLCC devices, only  $\overline{\text{DEN}}$  is available on the QFP and SQFP devices.) This capability allows the addition of transceivers for simple buffering of the multiplexed address/data bus.

#### Clock Generator

The processor provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, and two low-power operating modes.

The oscillator circuit is designed to be used with either a **parallel resonant** fundamental or third-overtone mode crystal network. Alternatively, the oscillator circuit may be driven from an external clock source. Figure 2 shows the various operating modes of the oscillator circuit.

The crystal or clock frequency chosen must be twice the required processor operating frequency due to the internal divide-by-two counter. This counter is used to drive all internal phase clocks and the external CLKOUT signal. CLKOUT is a 50% duty cycle processor clock and can be used to drive other system components. All AC timings are referenced to CLKOUT.

PRELIMINARY

**=** 4826175 0143621 534 **==** 






Figure 2. Clock Configurations

The following parameters are recommended when choosing a crystal:

Temperature Range: Application Specific ESR (Equivalent Series Resistance):  $40\Omega$  max C0 (Shunt Capacitance of Crystal): 7.0 pF max  $C_L$  (Load Capacitance): 20 pF  $\pm$  2 pF Drive Level: 1 mW max

80C186EB PERIPHERAL ARCHITECTURE

The 80C186EB has integrated several common system peripherals with a CPU core to create a compact, yet powerful system. The integrated peripherals are designed to be flexible and provide logical interconnections between supporting units (e.g., the interrupt control unit supports interrupt requests from the timer/counters or serial channels).

The list of integrated peripherals includes:

- 7-Input Interrupt Control Unit
- 3-Channel Timer/Counter Unit
- · 2-Channel Serial Communications Unit
- 10-Output Chip-Select Unit
- I/O Port Unit
- Refresh Control Unit
- Power Management Unit

The registers associated with each integrated periheral are contained within a 128 x 16 register file called the Peripheral Control Block (PCB). The PCB can be located in either memory or I/O space on any 256 Byte address boundary. Figure 3 provides a list of the registers associated with the PCB. The Register Bit Summary at the end of this specification individually lists all of the registers and identifies each of their programming attributes.

### **Interrupt Control Unit**

The 80C186EB can receive interrupts from a number of sources, both internal and external. The interrupt control unit serves to merge these requests on a priority basis, for individual service by the CPU. Each interrupt source can be independently masked by the Interrupt Control Unit (ICU) or all interrupts can be globally masked by the CPU.

Internal interrupt sources include the Timers and Serial channel 0. External interrupt sources come from the five input pins INT4:0. The NMI interrupt pin is not controlled by the ICU and is passed directly to the CPU. Although the Timer and Serial channel each have only one request input to the ICU, separate vector types are generated to service individual interrupts within the Timer and Serial channel units.

#### **Timer/Counter Unit**

The 80C186EB Timer/Counter Unit (TCU) provides three 16-bit programmable timers. Two of these are highly flexible and are connected to external pins for control or clocking. A third timer is not connected to any external pins and can only be clocked internally. However, it can be used to clock the other two timer channels. The TCU can be used to count external events, time external events, generate non-repetitive waveforms, generate timed interrupts, etc.

1-136

4826175 0143622 470



PCB Offset	Function			
00H	Reserved			
02H	End Of Interrupt			
04H	Poll			
06H	Poll Status			
08H	Interrupt Mask			
0AH	Priority Mask			
0CH	In-Service			
0EH	Interrupt Request			
10H	Interrupt Status			
12H	Timer Control			
14H	Serial Control			
16H	INT4 Control			
18H	INT0 Control			
1AH	INT1 Control			
1CH	INT2 Control			
1EH	INT3 Control			
20H	Reserved			
22H	Reserved			
24H	Reserved			
26H	Reserved			
28H	Reserved			
2AH	Reserved			
2CH	Reserved			
2EH	Reserved			
30H	Timer0 Count			
32H	Timer0 Compare A			
34H	Timer0 Compare B			
36H	Timer0 Control			
38H	Timer1 Count			
зан	Timer1 Compare A			
зсн	Timer1 Compare B			
3EH	Timer1 Control			

PCB Offset	Function
40H	Timer2 Count
42H	Timer2 Compare
44H	Reserved
46H	Timer2 Control
48H	Reserved
4AH	Reserved
4CH	Reserved
4EH	Reserved
50H	Port 1 Direction
52H	Port 1 Pin
54H	Port 1 Control
56H	Port 1 Latch
58H	Port 2 Direction
5AH	Port 2 Pin
5CH	Port 2 Control
5EH	Port 2 Latch
60H	Serial0 Baud
62H	Serial0 Count
64H	Serial0 Control
66H	Serial0 Status
68H	Serial0 RBUF
6AH	Serial0 TBUF
6CH	Reserved
6EH	Reserved
70H	Serial1 Baud
72H	Serial1 Count
74H	Serial1 Control
76H	Serial1 Status
78H	Serial1 RBUF
7AH	Serial1 TBUF
7CH	Reserved
7EH	Reserved

PCB Offset	Function
80H	GCS0 Start
82H	GCS0 Stop
84H	GCS1 Start
86H	GCS1 Stop
88H	GCS2 Start
HA8	GCS2 Stop
8CH	GCS3 Start
8EH	GCS3 Stop
90H	GCS4 Start
92H	GCS4 Stop
94H	GCS5 Start
96H	GCS5 Stop
98H	GCS6 Start
9AH	GCS6 Stop
9CH	GCS7 Start
9EH	GCS7 Stop
A0H	LCS Start
A2H	LCS Stop
A4H	UCS Start
A6H	UCS Stop
H8A	Relocation
AAH	Reserved
ACH	Reserved
AEH	Reserved
вон	Refresh Base
В2Н	Refresh Time
В4Н	Refresh Control
В6Н	Reserved
В8Н	Power Control
BAH	Reserved
всн	Step ID
	Reserved

Function
Reserved

Figure 3. Peripheral Control Block Registers

PRELIMINARY

4826175 0143623 307 ■



#### **Serial Communications Unit**

The Serial Control Unit (SCU) of the 80C186EB contains two independent channels. Each channel is identical in operation except that only channel 0 is supported by the integrated interrupt controller (channel 1 has an external interrupt pin). Each channel has its own baud rate generator that is independent of the Timer/Counter Unit, and can be internally or externally clocked at up to one half the 80C186EB operating frequency.

Independent baud rate generators are provided for each of the serial channels. For the asynchronous modes, the generator supplies an 8x baud clock to both the receive and transmit register logic. A 1x baud clock is provided in the synchronous mode.

### **Chip-Select Unit**

The 80C186EB Chip-Select Unit (CSU) integrates logic which provides up to ten programmable chipselects to access both memories and peripherals. In addition, each chip-select can be programmed to automatically insert additional clocks (wait-states) into the current bus cycle and automatically terminate a bus cycle independent of the condition of the READY input pin.

#### I/O Port Unit

The I/O Port Unit (IPU) on the 80C186EB supports two 8-bit channels of input, output, or input/output operation. Port 1 is multiplexed with the chip select pins and is output only. Most of Port 2 is multiplexed with the serial channel pins. Port 2 pins are limited to either an output or input function depending on the operation of the serial pin it is multiplexed with.

### **Refresh Control Unit**

The Refresh Control Unit (RCU) automatically generates a periodic memory read bus cycle to keep dynamic or pseudo-static memory refreshed. A 9-bit counter controls the number of clocks between refresh requests.

A 12-bit address generator is maintained by the RCU and is presented on the A12:1 address lines during the refresh bus cycle. Address bits A19:13 are programmable to allow the refresh address block to be located on any 8 Kbyte boundary.

### **Power Management Unit**

The 80C186EB Power Management Unit (PMU) is provided to control the power consumption of the device. The PMU provides three power modes: Active, Idle, and Powerdown.

Active Mode indicates that all units on the 80C186EB are functional and the device consumes maximum power (depending on the level of peripheral operation). Idle Mode freezes the clocks of the Execution and Bus units at a logic zero state (all peripherals continue to operate normally).

The Powerdown mode freezes all internal clocks at a logic zero level and disables the crystal oscillator. All internal registers hold their values provided  $V_{\rm CC}$  is maintained. Current consumption is reduced to just transistor junction leakage.

### 80C187 Interface (80C186EB Only)

The 80C186EB (PLCC package only) supports the direct connection of the 80C187 Numerics Coprocessor.

### **ONCE Test Mode**

To facilitate testing and inspection of devices when fixed into a target system, the 80C186EB has a test mode available which forces all output and input/output pins to be placed in the high-impedance state. ONCE stands for "ON Circuit Emulation". The ONCE mode is selected by forcing the A19/ONCE pin LOW (0) during a processor reset (this pin is weakly held to a HIGH (1) level) while RESIN is active.



### PACKAGE INFORMATION

This section describes the pins, pinouts, and thermal characteristics for the 80C186EB in the Plastic Leaded Chip Carrier (PLCC) package, Shrink Quad Flat Pack (SQFP), and Quad Flat Pack (QFP) package. For complete package specifications and information, see the Intel Packaging Outlines and Dimensions Guide (Order Number: 231369).

### **Prefix Identification**

With the extended temperature range, operational characteristics are guaranteed over the temperature range corresponding to  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient. Package types are identified by a two-letter prefix to the part number. The prefixes are listed in Table 1.

**Table 1. Prefix Identification** 

Prefix	Package Type	Temperature Type
TN	PLCC	Extended
TS	QFP	Extended
SB	SQFP	Extended

### **Pin Descriptions**

Each pin or logical set of pins is described in Table 3. There are three columns for each entry in the Pin Description Table.

The **Pin Name** column contains a mnemonic that describes the pin function. Negation of the signal name (for example, RESIN) denotes a signal that is active low.

### 80C186EB/80C188EB, 80L186EB/80L188EB

The **Pin Type** column contains two kinds of information. The first symbol indicates whether a pin is power (P), ground (G), input only (I), output only (O) or input/output (I/O). Some pins have multiplexed functions (for example, A19/S6). Additional symbols indicate additional characteristics for each pin. Table 2 lists all the possible symbols for this column.

The **Input Type** column indicates the type of input (Asynchronous or Synchronous).

Asynchronous pins require that setup and hold times be met only in order to guarantee *recognition* at a particular clock edge. Synchronous pins require that setup and hold times be met to guarantee proper *operation*. For example, missing the setup or hold time for the SRDY pin (a synchronous input) will result in a system failure or lockup. Input pins may also be edge- or level-sensitive. The possible characteristics for input pins are S(E), S(L), A(E) and A(L).

The **Output States** column indicates the output state as a function of the device operating mode. Output states are dependent upon the current activity of the processor. There are four operational states that are different from regular operation: bus hold, reset, Idle Mode and Powerdown Mode. Appropriate characteristics for these states are also indicated in this column, with the legend for all possible characteristics in Table 2.

The **Pin Description** column contains a text description of each pin.

As an example, consider AD15:0. I/O signifies the pins are bidirectional. S(L) signifies that the input function is synchronous and level-sensitive. H(Z) signifies that, as outputs, the pins are high-impedance upon acknowledgement of bus hold. R(Z) signifies that the pins float during reset. P(X) signifies that the pins retain their states during Powerdown Mode.



**Table 2. Pin Description Nomenclature** 

Symbol	Description
Р	Power Pin (Apply + V <sub>CC</sub> Voltage)
G	Ground (Connect to VSS)
1	Input Only Pin
0	Output Only Pin
1/0	Input/Output Pin
S(E)	Synchronous, Edge Sensitive
S(L)	Synchronous, Level Sensitive
A(E)	Asynchronous, Edge Sensitive
A(L)	Asynchronous, Level Sensitive
H(1)	Output Driven to V <sub>CC</sub> during Bus Hold
H(0)	Output Driven to V <sub>SS</sub> during Bus Hold
H(Z)	Output Floats during Bus Hold
H(Q)	Output Remains Active during Bus Hold
H(X)	Output Retains Current State during Bus Hold
R(WH)	Output Weakly Held at V <sub>CC</sub> during Reset
R(1)	Output Driven to V <sub>CC</sub> during Reset
R(0)	Output Driven to V <sub>SS</sub> during Reset
R(Z)	Output Floats during Reset
R(Q)	Output Remains Active during Reset
R(X)	Output Retains Current State during Reset
l(1)	Output Driven to V <sub>CC</sub> during Idle Mode
I(0)	Output Driven to V <sub>SS</sub> during Idle Mode
I(Z)	Output Floats during Idle Mode
I(Q)	Output Remains Active during Idle Mode
I(X)	Output Retains Current State during Idle Mode
P(1)	Output Driven to V <sub>CC</sub> during Powerdown Mode
P(0)	Output Driven to V <sub>SS</sub> during Powerdown Mode
P(Z)	Output Floats during Powerdown Mode
P(Q)	Output Remains Active during Powerdown Mode
P(X)	Output Retains Current State during Powerdown Mode



**Table 3. Pin Descriptions** 

Pin Name	Pin Type	Input Type	Output States	Description
V <sub>CC</sub>	Р		_	POWER connections consist of four pins which must be shorted externally to a V <sub>CC</sub> board plane.
V <sub>SS</sub>	G	_	_	GROUND connections consist of six pins which must be shorted externally to a VSS board plane.
CLKIN	ı	A(E)	_	CLock INput is an input for an external clock. An external oscillator operating at two times the required processor operating frequency can be connected to CLKIN. For crystal operation, CLKIN (along with OSCOUT) are the crystal connections to an internal Pierce oscillator.
OSCOUT	0		H(Q) R(Q) P(Q)	OSCillator OUTput is only used when using a crystal to generate the external clock. OSCOUT (along with CLKIN) are the crystal connections to an internal Pierce oscillator. This pin is not to be used as 2X clock output for non-crystal applications (i.e., this pin is N.C. for non-crystal applications). OSCOUT does not float in ONCE mode.
CLKOUT	0	<u> </u>	H(Q) R(Q) P(Q)	CLock OUTput provides a timing reference for inputs and outputs of the processor, and is one-half the input clock (CLKIN) frequency. CLKOUT has a 50% duty cycle and transistions every falling edge of CLKIN.
RESIN	I	A(L)		RESet IN causes the processor to immediately terminate any bus cycle in progress and assume an initialized state. All pins will be driven to a known state, and RESOUT will also be driven active. The rising edge (low-to-high) transition synchronizes CLKOUT with CLKIN before the processor begins fetching opcodes at memory location 0FFFF0H.
RESOUT	0	_	H(0) R(1) P(0)	RESet OUTput that indicates the processor is currently in the reset state. RESOUT will remain active as long as RESIN remains active.
PDTMR	1/0	A(L)	H(WH) R(Z) P(1)	Power-Down TiMeR pin (normally connected to an external capacitor) that determines the amount of time the processor waits after an exit from power down before resuming normal operation. The duration of time required will depend on the startup characteristics of the crystal oscillator.
NMI	l	A(E)	_	Non-Maskable Interrupt input causes a TYPE-2 interrupt to be serviced by the CPU. NMI is latched internally.
TEST/BUSY (TEST)	ļ	A(E)		TEST is used during the execution of the WAIT instruction to suspend CPU operation until the pin is sampled active (LOW). TEST is alternately known as BUSY when interfacing with an 80C187 numerics coprocessor (80C186EB only).
AD15:0 (AD7:0)	1/0	S(L)	H(Z) R(Z) P(X)	These pins provide a multiplexed <b>Address</b> and <b>Data</b> bus. During the address phase of the bus cycle, address bits 0 through 15 (0 through 7 on the 80C188EB) are presented on the bus and can be latched using ALE. 8- or 16-bit data information is transferred during the data phase of the bus cycle.

#### NOTE:

Pin names in parentheses apply to the 80C188EB/80L188EB.

PRELIMINARY

1-141

■ 4826175 0143627 T52 ■



Table 3. Pin Descriptions (Continued)

Pin Name	Pin Type	Input Type	Output States				Description
A18:16 A19/ONCE (A15:A8) (A18:16) (A19/ONCE)	1/0	A(L)	H(Z) R(WH) P(X)	These pins provide multiplexed <b>Address</b> during the address phase of the bus cycle. Address bits 16 through 19 are presented on these pins and can be latched using ALE. These pins are driven to a logic 0 during the data phase of the bus cycle. On the 80C188EB, A15–A8 provide valid address information for the entire bus cycle. During a processor reset (RESIN active), A19/ONCE is used to enable ONCE mode. A18:16 must not be driven low during reset or improper operation may result.			
\$2:0	0	_	H(Z) R(Z)	Bus tran:	cycle sactio	Stat	us are encoded on these pins to provide bus ormation. \$\overline{\overline{52:0}}\$ are encoded as follows:
			P(1)	<u>52</u>	<u>S1</u>	<u>50</u>	Bus Cycle Initiated
				0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Interrupt Acknowledge Read I/O Write I/O Processor HALT Queue Instruction Fetch Read Memory Write Memory Passive (no bus activity)
ALE	0	_	H(0) R(0) P(0)	Address Latch Enable output is used to strobe address information into a transparent type latch during the address phase of the bus cycle.			
BHE (RFSH)	0	_	H(Z) R(Z) P(X)	Byte High Enable output to indicate that the bus cycle in progress is transferring data over the upper half of the data bus. BHE and A0 have the following logical encoding			
			` ′	A0 BHE Encoding (for the 80C186EB/80L186EB only)			
				0 0 1 1		0 1 0 1	Word Transfer Even Byte Transfer Odd Byte Transfer Refresh Operation
			!			OC180 us cy	BEB/80L188EB, RFSH is asserted low to indicate a cle.
RD	0	_	H(Z) R(Z) P(1)	ReaD output signals that the accessed memory or I/O device must drive data information onto the data bus.			
WR	0		H(Z) R(Z) P(1)	WRite output signals that data available on the data bus are to be written into the accessed memory or I/O device.			
READY		A(L) S(L)		<b>READY</b> input to signal the completion of a bus cycle. READY must be active to terminate any bus cycle, unless it is ignored by correctly programming the Chip-Select Unit.			
DEN	0		H(Z) R(Z) P(1)	Data ENable output to control the enable of bi-directional transceivers in a buffered system. DEN is active only when data is to be transferred on the bus.			

Pin names in parentheses apply to the 80C188EB/80L188EB.

1-142

PRELIMINARY

**4826175 0143628 999** 



Table 3. Pin Descriptions (Continued)

Pin Name	Pin Type	Input Type	Output States	Description
DT/R	0		H(Z) R(Z) P(X)	Data Transmit/Receive output controls the direction of a bi-directional buffer in a buffered system. DT/R is only available for the PLCC package.
LOCK	0		H(Z) R(WH) P(1)	LOCK output indicates that the bus cycle in progress is not to be interrupted. The processor will not service other bus requests (such as HOLD) while LOCK is active. This pin is configured as a weakly held high input while RESIN is active and must not be driven low.
HOLD	į	A(L)		HOLD request input to signal that an external bus master wishes to gain control of the local bus. The processor will relinquish control of the local bus between instruction boundaries not conditioned by a LOCK prefix.
HLDA	0	<u> </u>	H(1) R(0) P(0)	HoLD Acknowledge output to indicate that the processor has relinquished control of the local bus. When HLDA is asserted, the processor will (or has) floated its data bus and control signals allowing another bus master to drive the signals directly.
NCS (N.C.)	0		H(1) R(1) P(1)	Numerics Coprocessor Select output is generated when accessing a numerics coprocessor. NCS is not provided on the QFP or SQFP packages. This signal does not exist on the 80C188EB/80L188EB.
ERROR (N.C.)	<b>L</b>	A(L)	_	ERROR input that indicates the last numerics coprocessor operation resulted in an exception condition. An interrupt TYPE 16 is generated if ERROR is sampled active at the beginning of a numerics operation. ERROR is not provided on the QFP or SQFP packages. This signal does not exist on the 80C188EB/80L188EB.
PEREQ (N.C.)	l	A(L)	_	CoProcessor REQuest signals that a data transfer between an External Numerics Coprocessor and Memory is pending. PEREQ is not provided on the QFP or SQFP packages. This signal does not exist on the 80C188EB/80L188EB.
UCS	0	_	H(1) R(1) P(1)	Upper Chip Select will go active whenever the address of a memory or I/O bus cycle is within the address limitations programmed by the user. After reset, UCS is configured to be active for memory accesses between 0FFC00H and 0FFFFFH.
LCS	0	_	H(1) R(1) P(1)	Lower Chip Select will go active whenever the address of a memory bus cycle is within the address limitations programmed by the user. LCS is inactive after a reset.
P1.0/GCS0 P1.1/GCS1 P1.2/GCS2 P1.3/GCS3 P1.4/GCS4 P1.5/GCS5 P1.6/GCS6 P1.7/GCS7	0		H(X)/H(1) R(1) P(X)/P(1)	These pins provide a multiplexed function. If enabled, each pin can provide a <b>Generic Chip Select</b> output which will go active whenever the address of a memory or I/O bus cycle is within the address limitations programmed by the user. When not programmed as a Chip-Select, each pin may be used as a general purpose output <b>Port</b> . As an output port pin, the value of the pin can be read internally.

Pin names in parentheses apply to the 80C188EB/80L188EB.

PRELIMINARY

**4**826175 0143629 825 **=** 



Table 3. Pin Descriptions (Continued)

Pin Name	Pin Type	Input Type	Output States	Description
T0OUT T1OUT	0	_	H(Q) R(1) P(Q)	Timer OUTput pins can be programmed to provide a single clock or continuous waveform generation, depending on the timer mode selected.
TOIN T1IN	I	A(L) A(E)	_	Timer INput is used either as clock or control signals, depending on the timer mode selected.
INTO INT1 INT4	1	A(E,L)		Maskable INTerrupt input will cause a vector to a specific Type interrupt routine. To allow interrupt expansion, INT0 and/or INT1 can be used with INTA0 and INTA1 to interface with an external slave controller.
INT2/INTAO INT3/INTA1	1/0	A(E,L)	H(1) R(Z) P(1)	These pins provide a multiplexed function. As inputs, they provide a maskable INTerrupt that will cause the CPU to vector to a specific Type interrupt routine. As outputs, each is programmatically controlled to provide an INTERRUPT ACKNOWLEDGE handshake signal to allow interrupt expansion.
P2.7 P2.6	1/0	A(L)	H(X) R(Z) P(X)	BI-DIRECTIONAL, open-drain <b>Port</b> pins.
CTSO P2.4/CTS1	I	A(L)	_	Clear-To-Send input is used to prevent the transmission of serial data on their respective TXD signal pin. CTS1 is multiplexed with an input only port function.
TXD0 P2.1/TXD1	0	_	H(X)/H(Q) R(1) P(X)/P(Q)	Transmit Data output provides serial data information. TXD1 is multiplexed with an output only Port function. During synchronous serial communications, TXD will function as a clock output.
RXD0 P2.0/RXD1	1/0	A(L)	R(Z) H(Q) P(X)	Receive Data input accepts serial data information. RXD1 is multiplexed with an input only Port function. During synchronous serial communications, RXD is bi-directional and will become an output for transmission or data (TXD becomes the clock).
P2.5/BCLK0 P2.2/BCLK1	t	A(L)/A(E)		Baud CLock input can be used as an alternate clock source for each of the integrated serial channels.  BCLKx is multiplexed with an input only Port function, and cannot exceed a clock rate greater than one-half the operating frequency of the processor.
P2.3/SINT1	0		H(X)/H(Q) R(0) P(X)/P(Q)	Serial INTerrupt output will go active to indicate serial channel 1 requires service. SINT1 is multiplexed with an output only Port function.

Pin names in parentheses apply to the 80C188EB/80L188EB.



### 80C186EB PINOUT

Tables 4 and 5 list the 80C186EB/80C188EB pin names with package location for the 84-pin Plastic Leaded Chip Carrier (PLCC) component. Figure 5 depicts the complete 80C186EB/80C188EB pinout (PLCC package) as viewed from the top side of the component (i.e., contacts facing down).

80C186EB/80C188EB, 80L186EB/80L188EB

Tables 6 and 7 list the 80C186EB/80C188EB pin names with package location for the 80-pin Quad Flat Pack (QFP) component. Figure 6 depicts the complete 80C186EB/80C188EB (QFP package) as viewed from the top side of the component (i.e., contacts facing down).

Tables 8 and 9 list the 80186EB/80188EB pin names with package location for the 80-pin Shrink Quad Flat Pack (SQFP) component. Figure 7 depicts the complete 80C186EB/80C188EB (SQFP package) as viewed from the top side of the component (i.e., contacts facing down).

Table 4. PLCC Pin Names with Package Location

Address/Data Bus		
Name	Location	
AD0	61	
AD1	66	
AD2	68	
AD3	70	
AD4	72	
AD5	74	
AD6	76	
AD7	78	
AD8 (A8)	62	
AD9 (A9)	67	
AD10 (A10)	69	
AD11 (A11)	71	
AD12 (A12)	73	
AD13 (A13)	75	
AD14 (A14)	77	
AD15 (A15)	79	
A16	80	
A17	81	
A18	82	
A19/ONCE	83	

Bus Control			
Name	Location		
ALE	6		
BHE (RFSH)	7		
<del>\$0</del>	10		
<u>\$1</u>	9		
<u>\$2</u>	8		
RD	4		
WR	5		
READY	18		
DEN	11		
DT/R	16		
LOCK	15		
HOLD	13		
HLDA	12		

Power			
Name Location			
V <sub>SS</sub>	2, 22, 43 63, 65, 84		
V <sub>CC</sub>	1, 23 42, 64		

Processor Control			
Name	Location		
RESIN	37		
RESOUT	38		
CLKIN	41		
OSCOUT	40		
CLKOUT	44		
TEST/BUSY	14		
NCS (N.C.)	60		
PEREQ (N.C.)	39		
ERROR (N.C.)	3		
PDTMR	36		
NMI	17		
INT0	31		
INT1	32		
INT2/INTAO	33		
INT3/INTA1	34		
INT4	35		

1/0		
Name	Location	
UCS	30	
LCS	29	
P1.0/GCS0	28	
P1.1/GCS1	27	
P1.2/GCS2	26	
P1.3/GCS3	25	
P1.4/GCS4	24	
P1.5/GCS5	21	
P1.6/GCS6	20	
P1.7/GCS7	19	
TOOUT	45	
TOIN	46	
T1OUT	47	
T1IN	48	
RXD0	53	
TXD0	52	
P2.5/BCLK0	54	
CTS0	51	
P2.0/RXD1	57	
P2.1/TXD1	58	
P2.2/BCLK1	59	
P2.3/SINT1	55	
P2.4/CTS1	56	
P2.6	50	
P2.7	49	

#### NOTE:

Pin names in parentheses apply to the 80C188EB/80L188EB.

PRELIMINARY

4826175 O143631 483 **=** 



Table 5. PLCC Package Locations with Pin Name

Location	Name	Location	Name	Location	Name	Location	Name
1	Vcc	22	V <sub>SS</sub>	43	V <sub>SS</sub>	64	Vcc
2	Vss	23	Vcc	44	CLKOUT	65	V <sub>SS</sub>
3	ERROR (N.C.)	24	P1.4/GCS4	45	T0OUT	66	AD1
4	RD	25	P1.3/GCS3	46	TOIN	67	AD9 (A9)
5	WR	26	P1.2/GCS2	47	T10UT	68	AD2
6	ALE	27	P1.1/GCS1	48	T1IN	69	AD10 (A10)
7	BHE (RFSH)	28	P1.0/GCS0	49	P2.7	70	AD3
8	<u>52</u> ` /	29	<b>LCS</b>	50	P2.6	71	AD11 (A11)
9	<del>S</del> 1	30	UCS	51	CTS0	72	AD4
10	S0	31	INTO	52	TXD0	73	AD12 (A12)
11	DEN	32	INT1	53	RXD0	74	AD5
12	HLDA	33	INT2/INTAO	54	P2.5/BCLK0	75	AD13 (A13)
13	HOLD	34	INT3/INTAT	55	P2.3/SINT1	76	AD6
14	TEST/BUSY	35	INT4	56	P2.4/CTS1	77	AD14 (A14)
15	LOCK	36	PDTMR	57	P2.0/RXD1	78	AD7
16	DT/R	37	RESIN	58	P2.1/TXD1	79	AD15 (A15)
17	NMI	38	RESOUT	59	P2.2/BCLK1	80	A16
18	READY	39	PEREQ (N.C.)	60	NCS (N.C.)	81	A17
19	P1.7/GCS7	40	OSCOUT	61	AD0	82	A18
20	P1.6/GCS6	41	CLKIN	62	AD8 (A8)	83	A19/ONCE
21	P1.5/GCS5	42	Vcc	63	V <sub>SS</sub>	84	V <sub>SS</sub>

Pin names in parentheses apply to the 80C188EB/80L188EB.






Figure 4. 84-Pin Plastic Leaded Chip Carrier Pinout Diagram

PRELIMINARY

1-147

4826175 O143633 256 **E** 



Table 6. QFP Pin Name with Package Location

Address/Data Bus				
Name	Location			
AD0	10			
AD1	15			
AD2	17			
AD3	19			
AD4	21			
AD5	23			
AD6	25			
AD7	27			
AD8 (A8)	11			
AD9 (A9)	16			
AD10 (A10)	18			
AD11 (A11)	20			
AD12 (A12)	22			
AD13 (A13)	24			
AD14 (A14)	26			
AD15 (A15)	28			
A16	29			
A17	30			
A18	31			
A19/ONCE	32			

Table of all Thirteen				
Bus Control				
Name	Location			
ALE	38			
BHE (RFSH)	39			
<u>\$0</u>	42			
<u>\$1</u>	41			
<u>\$2</u>	40			
RD.	36			
WR	37			
READY	49			
DEN	43			
LOCK	47			
HOLD	45			
HLDA	44			

Power

Name

Vss

Vcc

Location

12, 14, 33

35, 53, 73 13, 34

54, 72

1	Processor	Control
	Name	Location
	RESIN	68
	RESOUT	69
l	CLKIN	71
	OSCOUT	70
	CLKOUT	74
	TEST	46
	PDTMR	67
	NMI	48
	INTO	62
	INT1	63
	INT2/INTAO	64
	INT3/INTA1	65
	INT4	66
, 1		

1/0		
Name	Location	
UCS	61	
<b>LCS</b>	60	
P1.0/GCS0	59	
P1.1/GCS1	58	
P1.2/GCS2	57	
P1.3/GCS3	56	
P1.4/GCS4	55	
P1.5/GCS5	52	
P1.6/GCS6	51	
P1.7/GCS7	50	
T0OUT	75	
TOIN	76	
T1OUT	77	
T1IN	78	
RXD0	3	
TXD0	2	
P2.5/BCLK0	4	
CTS0	1	
P2.0/RXD1	7.	
P2.1/TXD1	8	
P2.2/BCLK1	9	
P2.3/SINT1	5	
P2.4/CTS1	, 6	
P2.6	80	
P2.7	79	

### NOTE:

Pin names in parentheses apply to the 80C188EB/80L188EB.



Table 7. QFP Package Location with Pin Names

			air raonago
Location	Name	Location	Name
1	CTS0	21	AD4
2	TXD0	22	AD12 (A12)
3	RXD0	23	AD5
4	P2.5/BCLK0	24	AD13 (A13)
5	P2.3/SINT1	25	AD6
6	P2.4/CTS1	26	AD14 (A14)
7	P2.0/RXD1	27	AD7
8	P2.1/TXD1	28	AD15 (A15)
9	P2.2/BCLK1	29	A16
10	AD0	30	A17
11	AD8 (A8)	31	A18
12	V <sub>SS</sub>	32	A19/ONCE
13	Vcc	33	VSS
14	V <sub>SS</sub>	34	Vcc
15	AD1	35	V <sub>SS</sub>
16	AD9 (A9)	36	RD ·
17	AD2	37	WR
18	AD10 (A10)	38	ALE
19	AD3	39	BHE (RFSH)
20	AD11 (A11)	40	<u>\$2</u>

Location	Name
41	S1
42	<u>\$0</u>
43	DEN
44	HLDA
45	HOLD
46	TEST
47	LOCK
48	NMI
49	READY
50	P1.7/GCS7
51	P1.6/GCS6
52	P1.5/GCS5
53	V <sub>SS</sub>
54	V <sub>CC</sub>
55	P1.4/GC\$4
56	P1.3/GCS3
57	P1.2/GCS2
58	P1.1/GCS1
59	P1.0/GCS0
60	LCS

Location	Name
61	UCS
62	INTO
63	INT1
64	INT2/INTAO
65	INT3/INTA1
66	INT4
67	PDTMR
68	RESIN
69	RESOUT
70	OSCOUT
71	CLKIN
72	V <sub>CC</sub>
73	V <sub>SS</sub>
74	CLKOUT
75	T0OUT
76	TOIN
77	T1OUT
78	T1IN
79	P2.7
80	P2.6

Pin names in parentheses apply to the 80C188EB/80L188EB.

PRELIMINARY






Figure 5. Quad Flat Pack Pinout Diagram

Preliminary



**Table 8. SQFP Pin Functions with Location** 

AD Bus	
AD0	47
AD1	52
AD2	54
AD3	56
AD4	58
AD5	60
AD6	62
AD7	64
AD8 (A8)	48
AD9 (A9)	53
AD10 (A10)	55
AD11 (A11)	57
AD12 (A12)	59
AD13 (A13)	61
AD14 (A14)	63
AD15 (A15)	65
A16	66
A17	67
A18	68
A19/ONCE	69

Bus Control	
ALE	75
BHE# (RFSH#)	76
S0#	79
S1#	78
S2#	77
RD#	73
WR#	74
READY	6
DEN#	80
LOCK#	4
HOLD	2
HLDA	1

Processor Control		
RESIN#	25	
RESOUT	26	
CLKIN	28	
OSCOUT	27	
CLKOUT	31	
TEST#/BUSY	3	
NMI '	5	
INTO	19	
INT1	20	
INT2/INTA0#	21	
INT3/INTA1#	22	
INT4	23	
PDTMR	24	

Power and Ground		
V <sub>CC</sub>	11	
V <sub>CC</sub>	29	
V <sub>CC</sub>	50	
V <sub>CC</sub>	71	
Vss	10	
Vss	30	
V <sub>SS</sub>	49	
V <sub>SS</sub>	51	
V <sub>SS</sub>	70	
V <sub>SS</sub>	72	

1/0	
UCS#	18
LCS#	17
P1.0/GCS0#	16
P1.1/GCS1#	15
P1.2/GCS2#	14
P1.3/GCS3#	13
P1.4/GCS4#	12
P1.5/GCS5#	9
P1.6/GCS6# P1.7/GCS7#	8
P2.0/RXD1	44
P2.1/TXD1	45
P2.2/BCLK1	46
P2.3/SINT1	42
P2.4/CTS1#	43
P2.5/BCLK0	41
P2.6	37
P2.7	36
CTS0#	38
TXD0	39
RXD0	40
TOIN	33
T1IN	35
TOOUT	32
T1OUT	34

Table 9. SQFP Pin Locations with Pin Names

1	HLDA
2	HOLD
3	TEST#
4	LOCK#
5	NMI .
6	READY
7	P1.7/GCS7#
8	P1.6/GCS6#
9	P1.5/GCS5#
10	V <sub>SS</sub>
11	Vcc
12	P1.4/GCS4#
13	P1.3/GCS3#
14	P1.2/GCS2#
15	P1.1/GCS1#
16	P1.0/GCS0#
17	LCS#
18	UCS#
19	INT0
20	INT1

ww.co.co.co.
INT1/INTA0#
INT3/INTA1#
INT4
PDTMR
RESIN#
RESOUT
OSCOUT
CLKIN
Vcc
Vss
CLKOUT
TOOUT
TOIN
T1OUT
T1IN
P2.7
P2.6
CTS0#
TXD0
RXD0

	41	P2.5/BCLK0
	42	P2.3/SINT1
	43	P2.4/CTS1#
	44	P2.0/RXD1
	45	P2.1/TXD1
	46	P2.2/BCLK1
	47	AD0
	48	AD8 (A8)
	49	V <sub>SS</sub>
	50	Vcc
	51	V <sub>SS</sub>
	52	AD1
1	53	AD9 (A9)
1	54	AD2
Ì	55	AD10 (A10)
	56	AD3
1	57	AD11 (A11)
ı	58	AD4
ı	59	AD12 (A12)
ı	60	AD5
•		

61	AD13 (A13)
62	AD6
63	AD14 (A14)
64	AD7
65	AD15 (A15)
66	A16
67	A17
68	A18
69	A19/ONCE
70	$V_{SS}$
71	V <sub>CC</sub>
72	V <sub>SS</sub>
73	RD#
74	WR#
75	ALE
76	BHE# (RFSH#)
77	S2#
78	S1#
79	S0#
80	DEN#

Pin names in parentheses apply to the 80C188EB/80L188EB.

PRELIMINARY

**48261**75 0143637 9T1 **==** 






Figure 6. SQFP Package



# PACKAGE THERMAL SPECIFICATIONS

The 80C186EB/80L186EB is specified for operation when  $T_C$  (the case temperature) is within the range of  $-40^{\circ}$ C to  $+100^{\circ}$ C (PLCC package) or  $-40^{\circ}$ C to  $+114^{\circ}$ C (QFP package).  $T_C$  may be measured in any environment to determine whether the processor is within the specified operating range. The case temperature must be measured at the center of the top surface.

80C186EB/80C188EB, 80L186EB/80L188EB

 $T_A$  (the ambient temperature) can be calculated from  $\theta_{CA}$  (thermal resistance from the case to ambient) with the following equation:

$$T_A = T_C - P^*\theta_{CA}$$

Typical values for  $\theta_{CA}$  at various airflows are given in Table 10. P (the maximum power consumption, specified in watts) is calculated by using the maximum ICC as tabulated in the DC specifications and V<sub>CC</sub> of 5.5V.

Table 10. Thermal Resistance ( $\theta_{CA}$ ) at Various Airflows (in °C/Watt)

		Airflow Linear ft/min (m/sec)				
	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)
$\theta_{CA}$ (PLCC)	30	24	21	19	17	16.5
θ <sub>CA</sub> (QFP)	58	47	43	40	38	36
θ <sub>CA</sub> (SQFP)	70	TBD	TBD	TBD	TBD	TBD

PRELIMINARY

4826175 O143639 774 **I** 



#### **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

Storage Temperature65°C to +150°C
Case Temp under Bias65°C to +120°C
Supply Voltage with Respect to V <sub>SS</sub> 0.5V to + 6.5V
Voltage on other Pins with Respect to Vss = 0.5V to Vcc + 0.5V

### **Recommended Connections**

Power and ground connections must be made to multiple  $V_{CC}$  and  $V_{SS}$  pins. Every 80C186EB-based circuit board should include separate power ( $V_{CC}$ ) and ground ( $V_{SS}$ ) planes. Every  $V_{CC}$  pin must be connected to the power plane, and every  $V_{SS}$  pin must be connected to the ground plane. Pins identified as "NC" must not be connected in the system. Liberal decoupling capacitance should be placed near the processor. The processor can cause transient power surges when its output buffers transition, particularly when connected to large capacitive loads.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance is reduced by placing the decoupling capacitors as close as possible to the processor V<sub>CC</sub> and V<sub>SS</sub> package pins.

Always connect any unused input to an appropriate signal level. In particular, unused interrupt inputs (INT0:4) should be connected to  $V_{CC}$  through a pullup resistor (in the range of 50 K $\Omega$ ). Leave any unused output pin or any NC pin unconnected.



### DC SPECIFICATIONS (80C186EB/80C188EB)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>CC</sub>	Supply Voltage	4.5	5.5	V	
V <sub>IL</sub>	Input Low Voltage	-0.5	0.3 V <sub>CC</sub>	٧	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧	
V <sub>OL</sub>	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 3 mA (Min)
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> - 0.5		٧	$I_{OH} = -2 \text{mA (Min)}$
V <sub>HYR</sub>	Input Hysterisis on RESIN	0.50		٧	
l <sub>Ll1</sub>	Input Leakage Current for Pins: AD15:0 (AD7:0), READY, HOLD, RESIN, CLKIN, TEST, NMI, INT4:0, TOIN, T1IN, RXDO, BCLKO, CTSO, RXD1, BCLK1, CTS1, P2.6, P2.7		±15	μА	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>LI2</sub>	Input Leakage Current for Pins: ERROR, PEREQ	±0.275	±7	mA	OV   VIN   VCC
I <sub>LI3</sub>	Input Leakage Current for Pins: A19/ONCE, A18:16, LOCK	-0.275	-5.0	mA	$V_{IN} = 0.7 V_{CC}$ (Note 1)
ILO	Output Leakage Current		± 15	μΑ	0.45 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> (Note 2)
Icc	Supply Current Cold (RESET) 80C186EB25		115	mA	(Notes 3, 7)
	80C186EB20		108	mA	(Note 3)
	80C186EB13		73	mA	(Note 3)
IID	Supply Current Idle 80C186EB25		91	mA	(Notes 4, 7)
	80C186EB20		76	mA	(Note 4)
	80C186EB13		48	mA	(Note 4)
l <sub>PD</sub>	Supply Current Powerdown 80C186EB25		100	μА	(Notes 5, 7)
	80C186EB20		100	μА	(Note 5)
	80C186EB13		100	μΑ	(Note 5)
C <sub>IN</sub>	Input Pin Capacitance	0	15	pF	T <sub>F</sub> = 1 MHz
C <sub>OUT</sub>	Output Pin Capacitance	0	15	pF	T <sub>F</sub> = 1 MHz (Note 6)

#### NOTES:

- 1. These pins have an internal pull-up device that is active while RESIN is low and ONCE Mode is not active. Sourcing more current than specified (on any of these pins) may invoke a factory test mode.
- 2. Tested by outputs being floated by invoking ONCE Mode or by asserting HOLD.
- 3. Measured with the device in RESET and at worst case frequency, VCC, and temperature with ALL outputs loaded as
- specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.

  4. Measured with the device in HALT (IDLE Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.
- 5. Measured with the device in HALT (Powerdown Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.
- 6. Output Capacitance is the capacitive load of a floating output pin.
- 7. Operating temperature for 25 MHz is 0°C to 70°C,  $V_{CC} = 5.0 \pm 10\%$ .

PRELIMINARY

### 80C186EB/80C188EB, 80L186EB/80L188EB



### DC SPECIFICATIONS (80L186EB16) (operating temperature, 0°C to 70°C)

Symbol	Parameter	Min	Max	Units	Notes
Vcc	Supply Voltage	3.0	5.5	٧	
V <sub>IL</sub>	Input Low Voltage	-0.5	0.3 V <sub>CC</sub>	٧	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧	
VOL	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 1.6 mA (Min) (Note 1)
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> - 0.5		٧	$I_{OH} = -1 \text{ mA (Min) (Note 1)}$
V <sub>HYR</sub>	Input Hysterisis on RESIN	0.50		٧	
lu1	Input Leakage Current for pins: AD15:0 (AD7:0), READY, HOLD, RESIN, CLKIN, TEST, NMI, INT4:0, TOIN, T1IN, RXD0, BCLKO, CTSO, RXD1, BCLK1, CTS1, SINT1, P2.6, P2.7		±15	μА	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>L12</sub>	Input Leakage Current for Pins: A19/ONCE, A18:16, LOCK	-0.275	-2	mA	V <sub>IN</sub> = 0.7 V <sub>CC</sub> (Note 2)
ILO	Output Leakage Current		±15	μΑ	$0.45 \le V_{OUT} \le V_{CC}$ (Note 3)
I <sub>CC3</sub>	Supply Current (RESET, 3.3V) 80L186EB16		54	mA	(Note 4)
I <sub>ID3</sub>	Supply Current Idle (3.3V) 80L186EB16		38	mA	(Note 5)
I <sub>PD3</sub>	Supply Current Powerdown (3.3V) 80L186EB16		40	μΑ	(Note 6)
CiN	Input Pin Capacitance	0	15	рF	T <sub>F</sub> = 1 MHz
C <sub>OUT</sub>	Output Pin Capacitance	0	15	pF	T <sub>F</sub> = 1 MHz (Note 7)

#### NOTES:

1.  $I_{OL}$  and  $I_{OH}$  measured at  $V_{CC} = 3.0V$ .

2. These pins have an internal pull-up device that is active while RESIN is low and ONCE Mode is not active. Sourcing more current than specified (on any of these pins) may invoke a factory test mode.

3. Tested by outputs being floated by invoking ONCE Mode or by asserting HOLD.

4. Measured with the device in RESET and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.

 Measured with the device in HALT (IDLE Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.

6. Measured with the device in HALT (Powerdown Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.

7. Output Capacitance is the capacitive load of a floating output pin.



### DC SPECIFICATIONS (80L186EB13/80L188EB13, 80L186EB8/80L188EB8)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>CC</sub>	Supply Voltage	2.7	5.5	٧	
VIL	Input Low Voltage	-0.5	0.3 V <sub>CC</sub>	V	
VIH	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
VOL	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 1.6 mA (Min) (Note 1)
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> - 0.5		٧	$I_{OH} = -1 \text{ mA (Min) (Note 1)}$
$V_{HYR}$	Input Hysterisis on RESIN	0.50		٧	
I <sub>LI1</sub>	Input Leakage Current for pins: AD15:0 (AD7:0), READY, HOLD, RESIN, CLKIN, TEST, NMI, INT4:0, TOIN, T1IN, RXDO, BCLKO, CTSO, RXD1, BCLK1, CTS1, SINT1, P2.6, P2.7		±15	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>LI2</sub>	Input Leakage Current for Pins: A19/ONCE, A18:16, LOCK	-0.275	-2	mA	V <sub>IN</sub> = 0.7 V <sub>CC</sub> (Note 2)
lLO	Output Leakage Current		±15	μА	0.45 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> (Note 3)
I <sub>CC5</sub>	Supply Current (RESET, 5.5V) 80L186EB13 80L186EB8		73 45	mA mA	(Note 4) (Note 4)
Іссз	Supply Current (RESET, 2.7V) 80L186EB13 80L186EB8		36 22	mA mA	(Note 4) (Note 4)
l <sub>ID5</sub>	Supply Current Idle (5.5V) 80L186EB13 80L186EB8		48 31	mA mA	(Note 5) (Note 5)
I <sub>ID3</sub>	Supply Current Idle (2.7V) 80L186EB13 80L186EB8		24 15	mA mA	(Note 5) (Note 5)
I <sub>PD5</sub>	Supply Current Powerdown (5.5V) 80L186EB13 80L186EB8		100 100	μΑ μΑ	(Note 6) (Note 6)
I <sub>PD3</sub>	Supply Current Powerdown (2.7V) 80L186EB13 80L186EB8		30 30	μA μA	(Note 6) (Note 6)
C <sub>IN</sub>	Input Pin Capacitance	0	15	рF	T <sub>F</sub> = 1 MHz
C <sub>OUT</sub>	Output Pin Capacitance	0	15	pF	T <sub>F</sub> = 1 MHz (Note 7)

- 1.  $I_{OL}$  and  $I_{OH}$  measured at  $V_{CC} = 2.7V$ .
- 2. These pins have an internal pull-up device that is active while RESIN is low and ONCE Mode is not active. Sourcing more current than specified (on any of these pins) may invoke a factory test mode.
- 3. Tested by outputs being floated by invoking ONCE Mode or by asserting HOLD.
- 4. Measured with the device in RESET and at worst case frequency, VCC, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.

  5. Measured with the device in HALT (IDLE Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL
- outputs loaded as specified in AC Test Conditions, and all floating outputs driven to VCC or GND.
- Measured with the device in HALT (Powerdown Mode active) and at worst case frequency, V<sub>CC</sub>, and temperature with ALL outputs loaded as specified in AC Test Conditions, and all floating outputs driven to V<sub>CC</sub> or GND.
- 7. Output Capacitance is the capacitive load of a floating output pin.

PRELIMINARY

4826175 O143643 1T5 **■** 



#### ICC VERSUS FREQUENCY AND VOLTAGE

The current ( $I_{CC}$ ) consumption of the processor is essentially composed of two components;  $I_{PD}$  and  $I_{CC}$ .

 $I_{PD}$  is the **quiescent** current that represents internal device leakage, and is measured with all inputs or floating outputs at GND or  $V_{CC}$  (no clock applied to the device).  $I_{PD}$  is equal to the Powerdown current and is typically less than 50  $\mu A$ .

I<sub>CCS</sub> is the **switching** current used to charge and discharge parasitic device capacitance when changing logic levels. Since I<sub>CCS</sub> is typically much greater than I<sub>PD</sub>, I<sub>PD</sub> can often be ignored when calculating I<sub>CC</sub>.

I<sub>CCS</sub> is related to the voltage and frequency at which the device is operating. It is given by the formula:

Power = V 
$$\times$$
 I = V<sup>2</sup>  $\times$  C<sub>DEV</sub>  $\times$  f

$$\therefore$$
 I = I<sub>CC</sub> = I<sub>CCS</sub> = V × C<sub>DEV</sub> × f

Where: V = Device operating voltage (V<sub>CC</sub>)

CDEV = Device capacitance

f = Device operating frequency

 $I_{CCS} = I_{CC} = Device current$ 

Measuring  $C_{DEV}$  on a device like the 80C186EB would be difficult. Instead,  $C_{DEV}$  is calculated using the above formula by measuring  $I_{CC}$  at a known  $V_{CC}$  and frequency (see Table 11). Using this  $C_{DEV}$  value,  $I_{CC}$  can be calculated at any voltage and frequency within the specified operating range.

EXAMPLE: Calculate the typical I<sub>CC</sub> when operating at 10 MHz, 4.8V.

$$I_{\text{CC}} = I_{\text{CCS}} = 4.8 \times 0.583 \times 10 \approx 28 \text{ mA}$$

#### PDTMR PIN DELAY CALCULATION

The PDTMR pin provides a delay between the assertion of NMI and the enabling of the internal clocks when exiting Powerdown. A delay is required only when using the on-chip oscillator to allow the crystal or resonator circuit time to stabilize.

#### NOTE

The PDTMR pin function does not apply when RESIN is asserted (i.e., a device reset during Powerdown is similar to a cold reset and RESIN must remain active until after the oscillator has stabilized).

To calculate the value of capacitor required to provide a desired delay, use the equation:

$$440 \times t = C_{PD}$$
 (5V, 25°C)

Where: t = desired delay in seconds

C<sub>PD</sub> = capacitive load on PDTMR in microfarads

EXAMPLE: To get a delay of 300  $\mu$ s, a capacitor value of  $C_{PD}=440\times(300\times10^{-6})=0.132~\mu\text{F}$  is required. Round up to standard (available) capacitive values.

#### NOTE:

The above equation applies to delay times greater than 10  $\mu s$  and will compute the **TYPICAL** capacitance needed to achieve the desired delay. A delay variance of +50% or -25% can occur due to temperature, voltage, and device process extremes. In general, higher  $V_{CC}$  and/or lower temperature will decrease delay time, while lower  $V_{CC}$  and/or higher temperature will increase delay time.

Table 11. Device Capacitance (CDEV) Val
---

Parameter	Тур	Max	Units	Notes
C <sub>DEV</sub> (Device in Reset)	0.583	1.02	mA/V*MHz	1, 2
C <sub>DEV</sub> (Device in Idle)	0.408	0.682	mA/V*MHz	1, 2

<sup>1.</sup> Max  $C_{DEV}$  is calculated at  $-40^{\circ}$ C, all floating outputs driven to  $V_{CC}$  or GND, and all outputs loaded to 50 pF (including CLKOUT and OSCOUT).

<sup>2.</sup> Typical  $C_{\text{DEV}}$  is calculated at 25°C with all outputs loaded to 50 pF except CLKOUT and OSCOUT, which are not loaded.



### AC Characteristics—80C186EB25

Symbol	Parameter	25	MHz		Notes
Symbol	Parameter	Min	Max	Units	
INPUT C	LOCK			•	
T <sub>F</sub>	CLKIN Frequency	0	50	MHz	1
T <sub>C</sub>	CLKIN Period	20	<b>∞</b>	ns	1
T <sub>CH</sub>	CLKIN High Time	8	90	ns	1, 2
T <sub>CL</sub>	CLKIN Low Time	8	∞	ns	1, 2
TCR	CLKIN Rise Time	1	7	ns	1, 3
T <sub>CF</sub>	CLKIN Fall Time	1	7	ns	1, 3
OUTPUT	CLOCK				
T <sub>CD</sub>	CLKIN to CLKOUT Delay	0	16	ns	1, 4
T	CLKOUT Period		2*TC	ns	1
T <sub>PH</sub>	CLKOUT High Time	(T/2) - 5		ns	1
T <sub>PL</sub>	CLKOUT Low Time	(T/2) - 5	(T/2) + 5	ns	1
TPR	CLKOUT Rise Time	1 1	6	ns	1, 5
T <sub>PF</sub>	CLKOUT Fall Time	1	6	ns	1, 5
OUTPUT	DELAYS				
T <sub>CHOV1</sub>	ALE, \$2:0, DEN, DT/R, BHE (RFSH), LOCK, A19:16	3	17	ns	1, 4, 6, 7
T <sub>CHOV2</sub>	GCS0:7, LCS, UCS, NCS, RD, WR	3	20	ns	1, 4, 6, 8
T <sub>CLOV1</sub>	BHE (RFSH), DEN, LOCK, RESOUT, HLDA, TOOUT, T10UT, A19:16	3	17	ns	1, 4, 6
T <sub>CLOV2</sub>	RD, WR, GCS7:0, LCS, UCS, AD15:0 (AD7:0, A15:8), NCS, INTA1:0, S2:0	3	20	ns	1, 4, 6
T <sub>CHOF</sub>	RD, WR, BHE (RFSH), DT/R, LOCK, \$2:0, A19:16	0	20	ns	1
TCLOF	DEN, AD15:0 (AD7:0, A15:8)	0	20	ns	1



### AC Characteristics—80C186EB25 (Continued)

Symbol	Parameter	25 MHz		I laite	Natas
	Parameter	Min	Max	Units	Notes
SYNCHR	ONOUS INPUTS				
T <sub>CHIS</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY, CTS1:0, P2.6, P2.7	10		ns	1, 9
T <sub>CHIH</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY, CTS1:0	3		ns	1, 9
T <sub>CLIS</sub>	AD15:0 (AD7:0), READY	10		ns	1, 10
T <sub>CLIH</sub>	READY, AD15:0 (AD7:0)	3		ns	1, 10
T <sub>CLIS</sub>	HOLD, PEREQ, ERROR	10		ns	1, 9
T <sub>CLIH</sub>	HOLD, PEREQ, ERROR	3		ns	1, 9

#### NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.

- 2. Measure at V<sub>IH</sub> for high time, V<sub>IL</sub> for low time.
  3. Only required to guarantee I<sub>CC</sub>. Maximum limits are bounded by T<sub>C</sub>, T<sub>CH</sub> and T<sub>CL</sub>.
  4. Specified for a 50 pF load, see Figure 13 for capacitive derating information.
  5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times.
- 7. T<sub>CHOV1</sub> applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release.

  8. T<sub>CHOV2</sub> applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition.
- 10. Setup and Hold are required for proper operation.



## AC Characteristics—80C186EB20/80C186EB13

		20 N	AHz	13 N	AHz	11-14-	Notes
Symbol	Parameter	Min	Max	Min	Max	Units	Motes
INPUT C	LOCK						
T <sub>F</sub>	CLKIN Frequency	0	40	0	26	MHz	1
Tc	CLKIN Period	25	80	38.5	<b>∞</b>	ns	1
T <sub>CH</sub>	CLKIN High Time	10	90	12	∞ ∞	ns	1, 2
TCL	CLKIN Low Time	10	œ	12	∞	ns	1, 2
TCR	CLKIN Rise Time	1	8	1	8	ns	1, 3
TCF	CLKIN Fall Time	1	8	1	8	ns	1, 3
OUTPUT	CLOCK						
T <sub>CD</sub>	CLKIN to CLKOUT Delay	0	17	0	23	ns	1, 4
T	CLKOUT Period		2*T <sub>C</sub>		2*TC	ns	1
T <sub>PH</sub>	CLKOUT High Time	(T/2) - 5	(T/2) + 5	(T/2) - 5	(T/2) + 5	ns	1
T <sub>Pl</sub>	CLKOUT Low Time	(T/2) - 5	(T/2) + 5	(T/2) - 5	(T/2) + 5	ns	1
TPR	CLKOUT Rise Time	1	6	1	6	ns	1, 5
TPF	CLKOUT Fall Time	1	6	1	6	ns	1, 5
OUTPUT	DELAYS						
T <sub>CHOV1</sub>	ALE, \$\overline{S2:0}, \overline{DEN}, \overline{DT/R}, \\ BHE (RFSH), LOCK, \\ A19:16	3	22	3	25	ns	1, 4, 6, 7
T <sub>CHOV2</sub>	GCS0:7, LCS, UCS, NCS, RD, WR	3	27	3	30	ns	1, 4, 6, 8
T <sub>CLOV1</sub>	BHE (RFSH), DEN, LOCK, RESOUT, HLDA, TOOUT, T1OUT, A19:16	3	22	3	25	ns	1, 4, 6
T <sub>CLOV2</sub>	RD, WR, GCS7:0, LCS, UCS, AD15:0 (AD7:0, A15:8), NCS, INTA1:0, S2:0	3	27	3	30	ns	1, 4, 6
T <sub>CHOF</sub>	RD, WR, BHE (RFSH), DT/R, LOCK, \$2:0, A19:16	0	25	0	25	ns	1
T <sub>CLOF</sub>	DEN, AD15:0 (AD7:0, A15:8)	0	25	0	25	ns	1

PRELIMINARY



### AC Characteristics—80C186EB20/80C186EB13 (Continued)

Symbol	Parameter	20	20 MHz		MHz	11-14-	
Oyniboi	Farameter	Min	Max	Min Max		Units	Notes
SYNCHR	ONOUS INPUTS			li.	L	<b></b>	<u> </u>
T <sub>CHIS</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY, CTS1:0, P2.6, P2.7	10		10		ns	1, 9
T <sub>CHIH</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY, CTS1:0	3		3		ns	1, 9
T <sub>CLIS</sub>	AD15:0 (AD7:0), READY	10		10		ns	1, 10
TCLIH	READY, AD15:0 (AD7:0)	3		3		ns	1, 10
T <sub>CLIS</sub>	HOLD, PEREQ, ERROR	10		10		ns	1, 9
TCLIH	HOLD, PEREQ, ERROR	3		3		ns	1, 9

#### NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.
- 2. Measure at V<sub>IH</sub> for high time, V<sub>IL</sub> for low time.
  3. Only required to guarantee I<sub>CC</sub>. Maximum limits are bounded by T<sub>C</sub>, T<sub>CH</sub> and T<sub>CL</sub>.
- 4. Specified for a 50 pF load, see Figure 13 for capacitive derating information.
  5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times.
- 7. T<sub>CHOV1</sub> applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release. 8. T<sub>CHOV2</sub> applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition.
- 10. Setup and Hold are required for proper operation.



### AC Characteristics—80L186EB16

Symbol	Parameter	16 (	16 MHz		Notes	
Symbol	rai allietei	Min	Max	Units	Notes	
INPUT C	LOCK					
TF	CLKIN Frequency	0	32	MHz	1	
T <sub>C</sub>	CLKIN Period	31.25	×	ns	1	
T <sub>CH</sub>	CLKIN High Time	13	∞	ns	1, 2	
T <sub>CL</sub>	CLKIN Low Time	13	∞	ns	1, 2	
TCR	CLKIN Rise Time	1	8	ns	1, 3	
T <sub>CF</sub>	CLKIN Fall Time	1	8	ns	1, 3	
OUTPUT	CLOCK					
T <sub>CD</sub>	CLKIN to CLKOUT Delay	0	30	ns	1, 4	
Т	CLKOUT Period		2*T <sub>C</sub>	ns	1	
$T_{PH}$	CLKOUT High Time	(T/2) - 5		ns	1	
T <sub>PL</sub>	CLKOUT Low Time	(T/2) - 5	l •	ns	1	
TPR	CLKOUT Rise Time	1	9	ns	1, 5	
TPF	CLKOUT Fall Time	1	9	ns	1,5	
OUTPUT	DELAYS					
T <sub>CHOV1</sub>	DT/R, LOCK, A19:16, R <sub>FSH</sub>	3	22	ns	1, 4, 6, 7	
T <sub>CHOV2</sub>	GCS0:7, LCS, UCS, NCS, RD, WR	3	27	ns	1, 4, 6, 8	
ТСНОУЗ	BHE, DEN	3	25	ns	1, 4	
TCHOV4	ALE	3	30	ns	1, 4	
T <sub>CHOV5</sub>	<u>\$2:0</u>	3	33	ns	1, 4	
T <sub>CLOV1</sub>	LOCK, RESOUT, HLDA, TOOUT, T1OUT, A19:16	3	22	ns	1, 4, 6	
T <sub>CLOV2</sub>	RD, WR, GCS7:0, LCS, UCS, NCS, INTA1:0, AD15:0 (AD7:0, A15:8)	3	27	ns	1, 4, 6	
T <sub>CHOF</sub>	RD, WR, BHE (RFSH), DT/R, LOCK, S2:0, A19:16	0	25	ns	1	
T <sub>CLOF</sub>	DEN, AD15:0 (AD7:0, A15:8)	0	25	ns	1	
T <sub>CLOV3</sub>	BHÉ, DEN	3	25	ns	1, 4, 6	
T <sub>CLOV5</sub>	<u>\$2:0</u>	3	33	ns	1, 4, 6	

PRELIMINARY



### AC Characteristics—80L186EB16 (Continued)

Symbol	Parameter	16 MHz		11-11-	****
	rarameter	Min	Max	Units	Notes
SYNCHR	ONOUS INPUTS	•			<u> </u>
T <sub>CHIS</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY, CTS1:0, P2.6, P2.7	15		ns	1, 9
T <sub>CHIH</sub>	TEST, NMI, INT4:0, T1:0IN, BCLK1:0, READY, CTS1:0	3		ns	1, 9
T <sub>CLIS</sub>	AD15:0 (AD7:0), READY	15		ns	1, 10
TCLIH	READY, AD15:0 (AD7:0)	3		ns	1, 10
T <sub>CLIS</sub>	HOLD	15		ns	1, 9
T <sub>CLIH</sub>	HOLD	3		ns	1, 9

1-164

1. See AC Timing Waveforms, for waveforms and definition.

2. Measure at  $V_{IH}$  for high time,  $V_{IL}$  for low time.

Only required to guarantee I<sub>CC</sub>. Maximum limits are bounded by T<sub>C</sub>, T<sub>CH</sub> and T<sub>CL</sub>.
 Specified for a 50 pF load, see Figure 13 for capacitive derating information.

5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.

6. See Figure 14 for rise and fall times.
7. T<sub>CHOV1</sub> applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release.
8. T<sub>CHOV2</sub> applies to RD and WR only after a HOLD release.

9. Setup and Hold are required to guarantee recognition. 10. Setup and Hold are required for proper operation.



### AC Characteristics—80L186EB13/80L186EB8

Symbol	Parameter	13	MHz	81	MHz	Units	*****
		Min	Max	Min	Max	Units	Notes
INPUT C	LOCK			· · · · · · · · · · · · · · · · · · ·	<u> </u>		1
Tr	CLKIN Frequency	0	26	0	16	MHz	1
T <sub>C</sub>	CLKIN Period	38.5	∞	62.5	00	ns	l i
T <sub>CH</sub>	CLKIN High Time	15	∞	15	∞	ns	1, 2
T <sub>CL</sub>	CLKIN Low Time	15	∞	15	00	ns	1, 2
TCR	CLKIN Rise Time	1	8	1	8	ns	1,3
T <sub>CF</sub>	CLKIN Fall Time	1	8	1	8	ns	1,3
OUTPUT	CLOCK			<del></del>			L
T <sub>CD</sub>	CLKIN to CLKOUT Delay	0	10	0	50	ns	1, 4
T	CLKOUT Period	1	2*T <sub>C</sub>		2*TC	ns	1 1
T <sub>PH</sub>	CLKOUT High Time	(T/2) - 5	(T/2) +5	(T/2) - 5	(T/2) +5	ns	l i
T <sub>PL</sub>	CLKOUT Low Time	(T/2) - 5	(T/2) + 5	(T/2) - 5	(T/2) + 5	ns	1
TPR	CLKOUT Rise Time	1	10	1	<u>15</u>	ns	1,5
T <sub>PF</sub>	CLKOUT Fall Time	1	10	1	15	ns	1, 5
OUTPUT	DELAYS			·			
T <sub>CHOV1</sub>	ALE, S2-0, DEN, DT/R, BHE (RFSH), LOCK, A19:16	3	25	3	30	ns	1, 4, 6, 7
T <sub>CHOV2</sub>	GCS0:7, LCS, UCS, NCS, RD, WR	3	30	3	35	ns	1, 4,6, 8
T <sub>CLOV1</sub>	BHE (RFSH), DEN, LOCK, RESOUT, HLDA, TOOUT, T1OUT, A19:16	3	25	3	30	ns	1;4,6
T <sub>CLOV2</sub>	S2:0, RD, WR, GCS7:0, LCS, UCS, NCS, INTA1:0, AD15:0 (AD7:0, A15:8)	3	30	3	35	ns	1, 4, 6
T <sub>CHOF</sub>	RD, WR, BHE (RFSH), DT/R, LOCK, \$2:0, A19:16	0	30	0	30	ns	1
T <sub>CLOF</sub>	DEN, AD15:0 (AD7:0, A15:8)	0	30	0	35	ns	1

PRELIMINARY

4826175 0143651 271



### AC Characteristics—80L186EB13/80L186EB8 (Continued)

Symbol	Parameter	13 MHz		8 MHz		Units	Notes
		Min	Max	Min	Max	J 011113	1.5105
SYNCHRO	NOUS INPUTS						
T <sub>CHIS</sub>	TEST, NMI, INT4:0, BCLK1:0, T1:0IN, READY CTS1:0, P2.6, P2.7	20		25		ns	1, 9
T <sub>CHIH</sub>	TEST, NMI, INT4:0, T1:0IN, BCLK1:0, READY, CTS1:0	3		3		ns	1, 9
T <sub>CLIS</sub>	AD15:0 (AD7:0), READY	20		25		ns	1, 10
T <sub>CLIH</sub>	READY, AD15:0 (AD7:0)	3		3		ns	1, 10
T <sub>CLIS</sub>	HOLD	20		25		ns	1, 9
TCLIH	HOLD	3		3		ns	1, 9

#### NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.
- 2. Measured at  $V_{IH}$  for high time,  $V_{IL}$  for low time. 3. Only required to guarantee I<sub>CC</sub>. Maximum limits are bounded by T<sub>C</sub>, T<sub>CH</sub> and T<sub>CL</sub>.
- Specified for a 50 pF load, see Figure 13 for capacitive derating information.
   Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times.
  7. T<sub>CHOV1</sub> applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release.
  8. T<sub>CHOV2</sub> applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition. 10. Setup and Hold are required for proper operation.



### **AC SPECIFICATIONS (Continued)**

### Relative Timings (80C186EB25, 20, 13/80L186EB16, 13, 8)

Symbol	Parameter	Min	Max	Units	Notes					
RELATIVE TIMINGS										
T <sub>LHLL</sub>	ALE Rising to ALE Falling	T - 15		ns						
T <sub>AVLL</sub>	Address Valid to ALE Falling	½T - 10		ns						
T <sub>PLLL</sub>	Chip Selects Valid to ALE Falling	½T - 10		ns	1					
T <sub>LLAX</sub>	Address Hold from ALE Falling	½T − 10		ns						
TLLWL	ALE Falling to WR Falling	½T – 15		ns	1					
TLLRL	ALE Falling to RD Falling	½T − 15		ns	1					
T <sub>WHLH</sub>	WR Rising to ALE Rising	½T - 10		ns	1					
TAFRL	Address Float to RD Falling	0		ns						
T <sub>RLRH</sub>	RD Falling to RD Rising	(2*T) - 5		ns	2					
TWLWH	WR Falling to WR Rising	(2*T) - 5		ns	2					
T <sub>RHAV</sub>	RD Rising to Address Active	T — 15		ns						
T <sub>WHDX</sub>	Output Data Hold after WR Rising	T — 15		ns						
T <sub>WHPH</sub>	WR Rising to Chip Select Rising	½T – 10		ns	1					
T <sub>RHPH</sub>	RD Rising to Chip Select Rising	½T – 10		ns	1					
T <sub>PHPL</sub>	CS Inactive to CS Active	½T - 10		ns	1					
T <sub>OVRH</sub>	ONCE Active to RESIN Rising	Т		ns	3					
T <sub>RHOX</sub>	ONCE Hold from RESIN Rising	Т		ns	3					

### NOTES:

- Assumes equal loading on both pins.
   Can be extended using wait states.
- 3. Not tested

PRELIMINARY

4826175 O143653 O44 **■** 



## AC SPECIFICATIONS (Continued)

### Serial Port Mode 0 Timings (80C186EB25, 20, 13/80L186EB16, 13, 8)

Symbol	Parameter	Min	Max	Unit	Notes
T <sub>XLXL</sub>	TXD Clock Period	T (n + 1)		ns	1, 2
T <sub>XLXH</sub>	TXD Clock Low to Clock High (n > 1)	2T — 35	2T + 35	ns	1
TXLXH	TXD Clock Low to Clock High (n = 1)	T — 35	T + 35	ns	1
T <sub>XHXL</sub>	TXD Clock High to Clock Low (n > 1)	(n - 1) T - 35	(n - 1) T + 35	ns	1, 2
T <sub>XHXL</sub>	TXD Clock High to Clock Low (n = 1)	T - 35	T + 35	ns	1
TQVXH	RXD Output Data Setup to TXD Clock High (n > 1)	(n - 1) T - 35		ns	1, 2
TQVXH	RXD Output Data Setup to TXD Clock High (n = 1)	T - 35		ns	1
T <sub>XHQX</sub>	RXD Output Data Hold after TXD Clock High (n $>$ 1)	2T — 35		ns	1
T <sub>XHQX</sub>	RXD Output Data Hold after TXD Clock High (n $=$ 1)	T - 35		ns	1
T <sub>XHQZ</sub>	RXD Output Data Float after Last TXD Clock High		T + 20	ns	1
T <sub>DVXH</sub>	RXD Input Data Setup to TXD Clock High	T + 20		ns	1
TXHDX	RXD Input Data Hold after TXD Clock High	0		ns	1

#### NOTES

<sup>1.</sup> See Figure 12 for waveforms.

<sup>2.</sup> n is the value of the BxCMP register ignoring the ICLK Bit (i.e., ICLK = 0).



#### **AC TEST CONDITIONS**

The AC specifications are tested with the 50 pF load shown in Figure 7. See the Derating Curves section to see how timings vary with load capacitance.

Specifications are measured at the  $V_{\rm CC}/2$  crossing point, unless otherwise specified. See AC Timing Waveforms, for AC specification definitions, test pins, and illustrations.

# 80C186EB/80C188EB, 80L186EB/80L188EB




Figure 7. AC Test Load

## **AC TIMING WAVEFORMS**




Figure 8. Input and Output Clock Waveform

PRELIMINARY

🔙 4826175 O143655 917 **=** 






Figure 9. Output Delay and Float Waveform




Figure 10. input Setup and Hold






Figure 11. Relative Signal Waveform




Figure 12. Serial Port Mode 0 Waveform

4826175 O143657 79T 🚥



#### **DERATING CURVES**






Figure 13

#### TYPICAL RISE AND FALL VARIATIONS VERSUS LOAD CAPACITANCE




Figure 14



#### RESET

The processor will perform a reset operation any time the RESIN pin active. The RESIN pin is actually synchronized before it is presented internally, which means that the clock must be operating before a reset can take effect. From a power-on state, RESIN must be held active (low) in order to guarantee correct initialization of the processor. Failure to provide RESIN while the device is powering up will result in unspecified operation of the device.

Figure 14 shows the correct reset sequence when first applying power to the processor. An external clock connected to CLKIN must not exceed the  $V_{\rm CC}$  threshold being applied to the processor. This is normally not a problem if the clock driver is supplied with the same  $V_{\rm CC}$  that supplies the processor. When attaching a crystal to the device, RESIN must remain active until both  $V_{\rm CC}$  and CLKOUT are stable (the length of time is application specific and depends on the startup characteristics of the crystal

# 80C186EB/80C188EB, 80L186EB/80L188EB

circuit). The  $\overline{\text{RESIN}}$  pin is designed to operate correctly using an RC reset circuit, but the designer must ensure that the ramp time for  $V_{CC}$  is not so long that  $\overline{\text{RESIN}}$  is never really sampled at a logic low level when  $V_{CC}$  reaches minimum operating conditions.

Figure 16 shows the timing sequence when  $\overline{\text{RESIN}}$  is applied after  $V_{CC}$  is stable and the device has been operating. Note that a reset will terminate all activity and return the processor to a known operating state. Any bus operation that is in progress at the time  $\overline{\text{RESIN}}$  is asserted will terminate immediately (note that most control signals will be driven to their inactive state first before floating).

While RESIN is active, bus signals LOCK, A19/ONCE, and A18:16 are configured as inputs and weakly held high by internal pullup transistors. Only 19/ONCE can be overdriven to a low and is used to enable ONCE Mode. Forcing LOCK or A18:16 low at any time while RESIN is low is prohibited and will cause unspecified device operation.






Figure 15. Cold Reset Waveforms

1-174 4826175 0143660 284 **III**  Preliminary






Figure 16. Warm Reset Waveforms

4826175 0143661 110 🖿



#### **BUS CYCLE WAVEFORMS**

Figures 17 through 23 present the various bus cycles that are generated by the processor. What is shown in the figure is the relationship of the various

bus signals to CLKOUT. These figures along with the information present in **AC Specifications** allow the user to determine all the critical timing analysis needed for a given application.




Figure 17. Read, Fetch, and Refresh Cycle Waveforms

Preliminary

■ 4826175 O143662 O57 **■** 






Figure 18. Write Cycle Waveforms

4826175 0143663 T93 🖿






Figure 19. Halt Cycle Waveforms

Preliminary






Figure 20. Interrupt Acknowledge Cycle Waveform

**4**826175 0143665 866 **E** 






Figure 21. HOLD/HLDA Waveforms

1-180 PRELIMINARY
4826175 0143666 772 **III** 






Figure 22. Refresh during Hold Acknowledge

**4**826175 0143667 639 **...** 






Figure 23. Ready Waveforms

1-182 4826175 0143668 575 **118** 



#### **EXECUTION TIMINGS**

A determination of program execution timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the **minimum** execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDs occur.
- All word-data is located on even-address boundaries (80C186EB only).

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

# 80C186EB/80C188EB, 80L186EB/80L188EB

All instructions which involve memory accesses can require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

With a 16-bit BIU, the 80C186EB has sufficient bus performance to ensure that an adequate number of prefetched bytes will reside in the queue (6 bytes) most of the time. Therefore, actual program execution time will not be substantially greater than that derived from adding the instruction timings shown.

The 80C188EB 8-bit BIU is limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue (4 bytes) much of the time. Therefore, actual program execution time will be substantially greater than that derived from adding the instruction timings shown.

PRELIMINARY

4826175 O143669 4O1 **III** 



# INSTRUCTION SET SUMMARY

Function		Fo	rmat		80C186EB Clock Cycles	80C188EB Clock Cycles	Comments
DATA TRANSFER							
Register to Register/Memory	1000100w	mod reg r/m			2/12	2/12*	
Register/memory to register	1000101w	mod reg r/m			2/9	2/9*	
mmediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1	12/13	12/13	8/16-bit
mmediate to register	1011w reg	data	data if w = 1	]	3/4	3/4	8/16-bit
Memory to accumulator	1010000w	addr-low	addr-high	)	8	8*	
Accumulator to memory	1010001w	addr-low	addr-high	]	9	9*	
Register/memory to segment register	10001110	mod 0 reg r/m			2/9	2/13	-
Segment register to register/memory	10001100	mod 0 reg r/m			2/11	2/15	
PUSH = Push:					ļ	1	
Memory	11111111	mod 1 1 0 r/m			16	20	
Register	01010 reg	]			10	14	
Segment register	0 0 0 reg 1 1 0	]			9	13	
Immodiate	01101040	data	data if s=0		10	14	
PUSHA - Push Al	01100000				36	68	
POP = Pop:		1	1		20	24	
Memory	10001111	mod 0 0 0 r/m	J				1
Register	01011 reg	]			10	14	
Segment register	000 reg 111	(reg≠01)			8	12	
POPA == Pop All	01100801				51	83	
XCHG = Exchange:		,	1				
Register/memory with register	1000011w	mod reg r/m	J		4/17	4/17*	
Register with accumulator	10010 reg	_			3 ,	3	
IN = Input from:		T	ו			400	l
Fixed port	1110010w	port	]		10	10*	ļ
Variable port	1110110w	J			8	8*	1
OUT = Output to:	4440044;;;	1 200	ו		9	9*	
Fixed port	1110011w	part	J		7	7*	
Variable port	1110111w	] 			11	15	
XLAT = Translate byte to AL	11010111		1	•	6	6	
LEA = Load EA to register	10001101	mod reg r/m	] 1		ļ		
LDS = Load pointer to DS	11000101	mod reg_r/m	(mod≠11) 		18	26	
LES = Load pointer to ES	11000100	mod reg r/m	(mod≠11)		18	26	
LAHF = Load AH with flags	10011111	_			2	2	
SAHF = Store AH into flags	10011110				3	3	
PUSHF = Push flags	10011100				9	13	
POPF = Pop flags	10011101				8	12	<u> </u>

Shaded areas indicate instructions not available in 8086/8088 microsystems.

#### NOTE:

\*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

1-184

PRELIMINARY

4826175 0143670 123 ■



Function		Fe	ormat		80C186EB Clock Cycles	80C188EB Clock Cycles	Comments
DATA TRANSFER (Continued) SEGMENT = Segment Override:					Cycles	Cycles	
cs	00101110	7			2	2	1
ss	00110110	วี			2	2	}
DS	00111110	วี				-	
ES	00100110	ן ר			2	2	-
ARITHMETIC		_			2	2	
Reg/memory with register to either	000000dw	mod reg r/m	]		3/10	3/10*	}
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	ł		
Immediate to accumulator	0000010w	data	data if w = 1	Gata II s W = 01	4/16	4/16*	
ADC = Add with carry:		Julia	Gata II W - 1	J	3/4	3/4	8/16-bit
Reg/memory with register to either	000100dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	4/16	4/16*	
Immediate to accumulator	0001010w	data	data if w= 1	]	3/4	3/4	8/16-bit
INC = Increment:		•			] 0,7	3/4	6/ 16-DIL
Register/memory	1111111w	mod 0 0 0 r/m			3/15	3/15*	
Register	01000 reg	]			3	3	
SUB = Subtract:							
Reg/memory and register to either	001010dw	mod reg r/m			3/10	3/10*	
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w=01	4/16	4/16*	
Immediate from accumulator	0010110w	đata	data if w = 1	]	3/4	3/4	8/16-bit
SBB = Subtract with borrow:			· · · · · · · · · · · · · · · · · · ·	_	İ		
Reg/memory and register to either	000110dw	mod reg r/m			3/10	3/10*	
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	4/16	4/16*	
Immediate from accumulator	0001110w	data	data if w = 1	]	3/4	3/4*	8/16-bit
DEC = Decrement						ľ	
Register/memory	1111111w	mod 0 0 1 r/m			3/15	3/15*	
Register	01001 reg	-			3	3	
CMP = Compare:					J	Ì	
Register/memory with register	0011101w	mod reg r/m			3/10	3/10*	
Register with register/memory	0011100w	mod reg r/m			3/10	3/10*	
mmediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if sw=01	3/10	3/10*	
mmediate with accumulator	0011110w	data	data if w = 1		3/4	3/4	8/16-bit
NEG = Change sign register/memory	1111011w	mod 0 1 1 r/m			3/10	3/10*	
AAA = ASCII adjust for add	00110111				8	8	
DAA = Decimal adjust for add	00100111				4	4	
AAS = ASCII adjust for subtract	00111111				7	7	
DAS = Decimal adjust for subtract	00101111				4	4	
NUL = Multiply (unsigned):	1111011w	mod 100 r/m		Ì	ĺ		
tegister-Byte tegister-Word femory-Byte					26-28 35-37	26-28 35-37	
femory-Word	ons not available				32-34 41-43	32-34 41-43*	

#### NOTE:

PRELIMINARY

4826175 O143671 O6T **E** 

<sup>\*</sup>Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.



Function		For	mat		80C186EB Clock Cycles	80C188EB Clock Cycles	Comments
ARITHMETIC (Continued)							
IMUL = Integer multiply (signed):	1111011w	mod 1 0 1 r/m					
Register-Byte					25-28	25-28 34-37	
Register-Word Memory-Byte					34-37 31-34	34-37 31-34	
Memory-Word					40-43	40-43*	
MAUL — Integer Immediate multiply (signed)	011010s1	mod reg r/m	data	date if e = 0	22-25/ 29-32	22-25/ 29-32	
DIV = Divide (unsigned):	1111011w	mod 1 1 0 r/m					
Register-Byte Register-Word Memory-Byte					29 38 35 44	29 38 35 44*	
Memory-Word	1111011w	mod 1 1 1 r/m			44	, ***	
IDIV = Integer divide (signed): Register-Word Memory-Byte Memory-Word	111011# 1	mod ( ) ( ) ( )			44-52 53-61 50-58 59-67	44-52 53-61 50-58 59-67*	
AAM = ASCII adjust for multiply	11010100	00001010			19	19	
AAD = ASCII adjust for divide	11010101	00001010			15	15	
CBW = Convert byte to word	10011000				2	2	
CWD = Convert word to double word	10011001				4	4	
LOGIC Shift/Rotate Instructions:							
Register/Memory by 1	1101000w	mod TTT r/m			2/15	2/15	[
Register/Memory by CL	1101001w	mod TTT r/m			5+n/17+n	5+n/17+n	
Register/Memory by Count	1100000w	mod TTT r/m	count		5+n/17+n	5+n/17+n	
AND = And:		TTT Instruction 0 0 0					
Reg/memory and register to either	001000dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	1000000w	mod 1 0 0 r/m	data	data if w = 1	4/16	4/16*	
Immediate to accumulator	0010010w	data	data if w = 1	]	3/4	3/4*	8/16-bit
TEST = And function to flags, no resu	lt:					,	
Register/memory and register	1000010w	mod reg r/m			3/10	3/10*	
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w=1	4/10	4/10*	i
Immediate data and accumulator	1010100w	data	data if w=1	]	3/4	3/4	8/16-bit
OR = Or:			1				
Reg/memory and register to either	000010dw	mod reg r/m			3/10	3/10*	-
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w=1	4/16	4/16*	
Immediate to accumulator	0000110w	data	data if w = 1	<u> </u>	3/4	3/4*	8/16-bit

Shaded areas indicate instructions not available in 8086/8088 microsystems.

\*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

1-186 ■ 4826175 O143672 TT6 ■



Function		F	ormat		80C186EB Clock	80C188EE Clock	Comments
LOGIC (Continued) XOR = Exclusive or:					Cycles	Cycles	
Reg/memory and register to either	001100dw	mod reg r/m	1		3/10	3/10*	1
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	4/16	4/16*	
Immediate to accumulator	0011010w	data	data if w= 1		3/4		0/4017
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m	]	1	1	3/4	8/16-bit
STRING MANIPULATION			J		3/10	3/10*	
MOVS = Move byte/word	1010010w	]			14	14*	
CMPS = Compare byte/word	1010011w	]			22	22*	
SCAS = Scan byte/word	1010111w	ī			15	ľ	
LODS = Load byte/wd to AL/AX	1010110w	ว์			ļ	15*	
STOS = Store byte/wd from AL/AX	1010101w	ן ו			12	12*	
INS = Input byte/wd from DX port				this of which is stated to Ammyore.	10	10*	
	0110110w	1			14	14	
OUTS = Output byte/sed to DX port	0110111W				14	14	
Repeated by count in CX (REP/REPE/	REPZ/REPNE/REP	NZ)					
MOVS = Move string	11110010	1010010w			8+8n	8+8n*	
CMPS = Compare string	1111001z	1010011w			5+22n	5+22n*	
SCAS = Scan string	1111001z	1010111w			5+15n	5+15n*	
LODS = Load string	11110010	1010110w			6+11n	6+11n*	
STOS = Store string	11110010	1010101w					
NS - Input string	11110010	0110110w	Mail Park Darway and	-248-35530-25627	6+9n	6+9n*	et Salvet voord e
		01.01.04			8+8n	0+8n*	
DUTS - Chiput string CONTROL TRANSFER	11110010	0110111W			848n	8+8n*	
CALL = Call:							
Direct within segment	11101000	disp-low	disp-high		45		
Register/memory	1111111	mod 0 1 0 r/m	ulap-High		15	19	
ndirect within segment		mod o r o r/m			13/19	17/27	
rirect intersegment	10011010	segmen	t offoot	İ		J	
	[				23	31	
		segment	selector	ĺ		ĺ	
ndirect intersegment	11111111	mod 0 1 1 r/m	(mod ≠ 11)		38	54	
MP = Unconditional jump:				ł	İ		
hort/long	11101011	disp-low			14	14	
irect within segment	11101001	disp-low	disp-high	ļ	14	14	
egister/memory	1111111	mod 1 0 0 r/m			i	1	
direct within segment				ĺ	11/17	11/21	
rect intersegment	11101010	segment	offset		14	14	
		segment s			17	14	
direct intersegment	L.					İ	j
direct intersegment naded areas indicate instruction	11111111	mod 1 0 1 r/m	(mod ≠ 11)	}	26	34	ľ

Shaded areas indicate instructions not available in 8086/8088 microsystems.

#### NOTE:

\*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

PRELIMINARY

4826175 0143673 932

# 80C186EB/80C188EB, 80L186EB/80L188EB



# INSTRUCTION SET SUMMARY (Continued)

Function		Format		80C186EB Clock Cycles	80C188EB Clock Cycles	Comments
CONTROL TRANSFER (Continued)						l
RET = Return from CALL: Within segment	11000011			16	20	
Within seg adding immed to SP	11000010	data-low	data-high	18	22	
Intersegment	11001011			22	30	
Intersegment adding immediate to SP	11001010	data-low	data-high	25	33	
JE/JZ = Jump on equal/zero	01110100	disp		4/13	4/13	JMP not
JL/JNGE = Jump on less/not greater or equal	01111100	disp		4/13	4/13	taken/JMP taken
JLE/JNG = Jump on less or equal/not greater	01111110	disp		4/13	4/13	
JB/JNAE = Jump on below/not above or equal	01110010	disp	]	4/13	4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp	ĺ	4/13	4/13	
JP/JPE = Jump on parity/parity even	01111010	disp	1	4/13	4/13	
JO = Jump on overflow	01110000	disp	ĺ	4/13	4/13	
JS = Jump on sign	01111000	disp	ĺ	4/13	4/13	
JNE/JNZ = Jump on not equal/not zero	01110101	disp	ĺ	4/13	4/13	
JNL/JGE = Jump on not less/greater or equal	01111101	disp	ĺ	4/13	4/13	
JNLE/JG = Jump on not less or equal/greater	01111111	disp	Ī	4/13	4/13	
JNB/JAE = Jump on not below/above or equal	01110011	disp	Ī	4/13	4/13	
JNBE/JA = Jump on not below or equal/above	01110111	disp	ĺ	4/13	4/13	
JNP/JPO = Jump on not par/par odd	01111011	disp	ĺ	4/13	4/13	1
JNO = Jump on not overflow	01110001	disp	ĺ	4/13	4/13	
JNS = Jump on not sign	01111001	disp	ĺ	4/13	4/13	
JCXZ = Jump on CX zero	11100011	disp	า์	5/15	5/15	
LOOP = Loop CX times	11100010	disp	ว์	6/16	6/16	LOOP not
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp	า์	6/16	6/16	taken/LOOF
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp	า์	6/16	6/16	Laken
	11001000	data-low	data-high			
ENTER - Enter Procedure L - 0 L = 1 L > 1				15 25 22+16(n-1)	18 26 26+20(n-1) 8	
LEAVE - Leave Procedure	11001001					THE PERSON NAMED IN COLUMN TO THE PE
INT = Interrupt:	11001101	type	7	47	47	
Type specified	11001100	] <u>9</u> P		45	45	if INT. taken
Type 3	11001110	า่		48/4	48/4	if INT. not taken
INTO = Interrupt on overflow	71001110		•			taken
IRET = Interrupt return	11001111			28	28	
BOUND - Detect value out of range	01100010	mod reg r/n	U	39-36	33-35	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

\*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

1-188 ■ 4826175 O143674 879 **■** 



Function	Formet	80C186EB Clock Cycles	80C188EB Clock Cycles	Comments
PROCESSOR CONTROL			0,000	
CLC = Clear carry	11111000	2	2	i
CMC = Complement carry	11110101	2	2	
STC = Set carry	11111001	2	2	
CLD = Clear direction	11111100	2	2	
STD = Set direction	11111101	2	2	
CLI = Clear interrupt	11111010	2	2	
STI = Set interrupt	11111011	2	2	
HLT = Halt	11110100	2	2	
WAIT = Wait	10011011	6	6	if TEST = 0
LOCK = Bus lock prefix	11110000	2	2	# 1E31 - U
NOP ≈ No Operation	10010000	3	3	
	(TTT Lt.L are opcode to processor extension)	"	,	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

#### NOTE:

if r/m

\*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

#### **FOOTNOTES**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0\*, disp-low and disphigh are absent if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if r/m = 000 then EA = (BX) + (SI) + DISP if r/m = 010 then EA = (BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP if r/m = 100 then EA = (SI) + DISP if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA = (BP) + DISP\*

DISP follows 2nd byte of instruction (before data if required)

111 then EA = (BX) + DISP

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

# Segment Override Prefix

0 0 1 reg 1 1 0

reg is assigned according to the following:

	Segment
reg	Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 Si	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

Preliminary

1-189

4826175 0143675 705



#### **ERRATA**

An 80C186EB/80L186EB with a STEPID value of 0001H has the following known errata. A device with a STEPID of 0001H can be visually identified by the **presence** of an "A" alpha character next to the FPO number. The FPO number location is shown in Figures 4, 5 and 6.

- A19/ONCE is not latched by the rising edge of RESIN. A19/ONCE must remain active (LOW) at all times to remain in the ONCE Mode. Removing A19/ONCE after RESIN is high will return all output pins to a driving state, however, the 80C186EB will remain in a reset state.
- 2. During interrupt acknowledge (INTA) bus cycles, the bus controller will ignore the state of the READY pin if the previous bus cycle ignored the state of the READY pin. This errata can only occur if the Chip-Select Unit is being used. All active chip-selects must be programmed to use READY (RDY bit must be programmed to a 1) if wait-states are required for INTA bus cycles.
- CLKOUT will transition off the **rising** edge of CLKIN rather than the falling edge of CLKIN. This does not affect any bus timings other than T<sub>CD</sub>.
- RESIN has a hysterisis of only 130 mV. It is recommended that RESIN be driven by a Schmitt triggered device to avoid processor lockup during reset using an RC circuit.

 SINT1 will only go active for one clock period when a receive or transmit interrupt is pending (i.e., it does not remain active until the S1STS register is read). If SINT1 is to be connected to any of the processor interrupt lines (INT0-INT4), then it must be latched by user logic.

An 80C186EB/80L186EB with a STEPID value of 0001H or 0002H has the following known errata. A device with a STEPID of 0002H can be visually identified by noting the presence of a "B", "C" or "D" alpha character next to the FPO number. The FPO number location is shown in Figures 4, 5 and 6.

 An internal condition with the interrupt controller can cause no acknowledge cycle on the INTA1 line in response to INT1. This errata only occurs when Interrupt 1 is configured in cascade mode and a higher priority interrupt exists. This errata will not occur consistantly, it is dependent on interrupt timing.

#### **REVISION HISTORY**

This data sheet replaces the following data sheets:

270803-004 80C186EB

270885-003 80C188EB

270921-003 80L186EB

270920-003 80L188EB

272311-001 SB80C188EB/SB80L188EB

272312-001 SB80C186EB/SB80L186EB