99D 60527 D



Preliminary T-49-/9-/6

80C196KA 16-BIT HIGH PERFORMANCE CHMOS MICROCONTROLLER

(双型的) 医部分系 電影運動解析 克沙德

- 232 Byte Register File
- Register-to-Register Architecture
- **28 Interrupt Sources/16 Vectors**
- 2.3 µs 16 x 16 Multiply
- 4.0 µs 32/16 Divide
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer

- Full Duplex Serial Port
- Dedicated Baud Rate Generator
- High Speed I/O Subsystem
- **16-Bit Timer**
- 16-Bit Up/Down Counter with Capture
- **■** Pulse-Width-Modulated Output
- **■** Four 16-Bit Software Timers
- 10-Bit A/D Converter with S/H
- Dynamically Configurable 8-Bit or 16-Bit Buswidth

The 80C196KA is the CHMOS upgrade for the 8096. It is pin-for-pin compatible and uses a true superset of the 8096 instructions. At the same oscillator frequency the 80C196KA state time generator operates 1.5 times as fast as the 8096. In addition, many instruction execution times have been reduced providing up to twice the performance of a 12 MHz 8096 with a 12 MHz 80C196KA. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

Bit, byte, word and some 32-bit operations are available on the 80C196KA. With a 12 MHz oscillator a 16-bit addition takes 0.66 μ s, and the instruction times average 0.5 μ s to 1.5 μ s in typical applications.

Four high-speed capture inputs are provided to record times which events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

Also provided on-chip are an A/D converter, serial port, watchdog timer, and a pulse-width-modulated output signal.




Figure 1, 80C196KA Block Diagram

80C196KA

PRELIMINARY

ARCHITECTURE

The 80C196KA is a member of the MCS®-96 family, and as such has the same architecture and uses the same instruction set as the 8096. Many new features have been added on the 80C196KA including:

CPU FEATURES

Divide by 2 instead of divide by 3 clock for 1.5X performance

Faster instructions, especially indexed/indirect data operations

2.33 μ s 16 imes 16 multiply with 12 MHz clock (was 6.25 μ s)

Faster interrupt response (almost twice as fast)

Powerdown and Idle Modes

Clock Failure Detect

6 new instructions including Compare Long and Block Move

8 new interrupt vectors/6 new interrupt sources

PERIPHERAL FEATURES

SFR Window switching allows read-only registers to be written and vice-versa

Timer2 can count up and down by external selection

Timer2 has an independent capture register

HSO line events are stored in a register

HSO has CAM Lock and CAM Clear commands

New Baud Rate values are needed for serial port, higher speeds possible in all modes

Double buffered serial port transmit register

Serial Port Receive Overrun and Framing Error Detection

PWM has a Divide-by-2 Prescaler

NEW INSTRUCTIONS

PUSHA - PUSHes the PSW, IMASK, IMASK1, and WSR

(Used instead of PUSHF when new interrupts and registers are used.)

assembly language format: PUSHA object code format: <11110100>

bytes: 1

states: on-chip stack: 12

off-chip stack: 18

99D 60529 |

intel

80C196KA

PRELIMINARY

T-49-19-16

POPA - POPs the PSW, IMASK, IMASK1, and WSR

(Used instead of POPF when new interrupts and registers are used.)

assembly language format: POPA object code format: <11110101>

bytes: 1

states: on-chip stack: 12 off-chip stack:18

IDLPD - Sets the part into Idle or Powerdown Mode

assembly language format: IDLPD #key (key = 1 for Idle, key = 2 for Powerdown.)

object code format: <11110110> <key>

bytes: 2

states: legal key: 8 illegal key: 25

DJNZW -- Decrement Jump Not Zero using a Word counter

assembly language format: DJNZW wreg, cadd object code format: <11100001> <wreg> <disp>

bytes: 3

states: jump not taken: 5 jump taken: 9

CMPL — Compare 2 long direct values assembly language format:

DST SRC

CMPL. Lreg, Lreg

object code format: <11000101> <src Lreg> <dst Lreg>

bytes: 3

states: 7

BMOV --- Block move using 2 auto-incrementing pointers and a counter

assembly language format:

PTRS CNTREG

BMOV Lreg, wreg

object code format: <11000001> <wreg> <Lreg>

bytes: 3 states:

internal/internal: 8 per transfer + 6 external/internal: 11 per transfer + 6 external/external: 14 per transfer + 6 intel

80C196KA

Preliminary

T-49-19-16

SFR OPERATION

All of the registers that were present on the 8096 work the same way as they did, except that the baud rate value is different. The new registers shown in the memory map control new functions. The most important new register is the Window Select Register (WSR) which allows reading of the formerly write-only registers and vice-versa. Using the WSR is described later in this data sheet.

PACKAGING

The 80C196KA is available in 68-pin PLCC and LCC packages. Contact your local sales office to determine the exact ordering code for the part desired.

LCC	PLCC	Description	LCC	PLCC	Description	LCC	PLCC	Description
1	9	ACH7/P0.7	24	54	AD6/P3.6	47	31	P1.6
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5
3	7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	52	26	HSO,4/HSI,2
7	3	NMI	30	48	AD12/P4.4	53	25	HSI.1
8	2	EA	31	47	AD13/P4.5	54	24	HSI.0
9	1	V _{CC}	32	46	AD14/P4.6	55	23	P1.4
10	68	V _{SS}	33	45	AD15/P4.7	56	22	P1.3
11	67	XTAL1	.34	44	T2CLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4	59	19	P1.0
14	64	BUSWIDTH	37	41	BHE/WRH	60	18	TXD/P2.0
15	63	INST	38	40	WR/WRL	61	17	RXD/P2.1
16	62	ALE/ADV	39	39	PWM/P2.5	62	16	RESET
17	61	RD	40	38	P2.7/T2CAPTURE	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	V _{PP}	64	14	CDE
19	59	AD1/P3.1	42	36	V _{SS}	65	13	V _{REF}
20	58	AD2/P3.2	43	35	HSO.3	66	12	ANGND
21	57	AD3/P3.3	44	34	HSO.2	67	11	ACH4/P0.4
22	56	AD4/P3.4	45	33	P2.6/T2UP/DN	68	10	ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7			

Figure 2. Pin Definitions .

99D 60531

80C196KA

PRELIMINARY

T-49-19-16




Figure 3. 68-Pin Package (PLCC-Top View)





Figure 4. 68-Pin Package (LCC—Top View)



80C196KA PRELIMINA
7-49-19-16 PRELIMINARY

the same of the sa PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
CDE	Clock Detect Enable - When pulled high enables the clock failure detection circuit. If the XTAL1 frequency falls below a specified limit the RESET pin will be pulled low.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGŅD	Reference ground for the A/D converter. Must be held at nominally the same potential as Vss.
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to V _{SS} and a 1 M Ω resistor to V _{CC} . If this function is not used V _{PP} may be tied to V _{CC} . This pin was V _{BB} on the 8X9X-90 parts and will be the programming voltage on future EPROM parts.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is ½ the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input to the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re- synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. This pin is the TEST pin on 8X9X-90 parts. Systems with TEST tied to V _{CC} do not need to change.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses.
ĒĀ	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE}=0$ selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, $\overline{BHE}=1$), to the high byte only (A0 = 1, $\overline{BHE}=0$), or both bytes (A0 = 0, $\overline{BHE}=0$). If the \overline{WRH} function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{BHE}/\overline{WRH}$ is valid only during 16-bit external memory write cycles.



80C196KA

PRELIMINARY

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as inputs by future EPROM parts in Programming Mode.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also a mode input to future EPROM parts in the Programming Mode.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KA.
Ports 3 and 4	8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available only on future ROM and EPROM parts.

99D 60534

int_el

80C196KA

PRELIMINARY

T-49-19-16

Instruction Summary

Mnemonic	Operands	Operation (Note 1)	L	Notes					
	Operands	Operation (Note 1)	Z	N	С	V	VT	ST	Notes
ADD/ADDB	2	D ← D + A	1	~	.10	"	1	-	
ADD/ADDB	3	D ← B + A	10	1	1	"	1	-	
ADDC/ADDCB	2	$D \leftarrow D + A + C$	1	10	10	10	1	_	
SUB/SUBB	2	D ← D − A	10	10	10	10	1	_	
SUB/SUBB	3	D ← B − A	1	10	"	"	1	_	
SUBC/SUBCB	2	$D \leftarrow D - A + C - 1$	1	"	"	10	1	-	
CMP/CMPB	2	D – A	10	10	"	-	1	-	
MUL/MULU	2.	$D,D+2 \leftarrow D \times A$	_	_	-	-	-	_	2
MUL/MULU	3	$D_iD + 2 \leftarrow B \times A$	_	_	-	-		_	2
MULB/MULUB	2	$D,D+1 \leftarrow D \times A$	-	_	-	_	_	-	3
MULB/MULUB	3	D,D + 1 ← B × A	-	-	_		-	-	. 3
DIVU	2	$D \leftarrow (D,D+2)/A,D+2 \leftarrow remainder$	_	_	_	1	1	-	2
DIVUB	2	$D \leftarrow (D,D+1)/A,D+1 \leftarrow remainder$	_	-		"	1		3
DIV	2	$D \leftarrow (D,D+2)/A,D+2 \leftarrow remainder$	_	-	_	11	1	-	
DIVB	2	$D \leftarrow (D,D+1)/A,D+1 \leftarrow remainder$	_	-	_	10	1	_	
AND/ANDB	2	O ← DANDA		<u></u>	0	0	_	-	
AND/ANDB	3	D ← B AND A		1	0	0			
OR/ORB	2	D ← D OR A	1	1	0	0		_	
XOR/XORB	2	D ← D (ecxl. or) A	1	1	0	0	1	_	
LD/LDB	2	D ← A		-	_	1	_	-	
ST/STB	·2	A ← D		_	-	·,			
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	_	_	_	_	_	_	3,4
LDBZE	2	$D \leftarrow A; D+1 \leftarrow 0$	_	-	_	_	_	_	3,4
PUSH	1	SP ← SP - 2; (SP) ← A	1	-	_	_		_	
POP	1	A ← (SP); SP + 2	_	_	_	-	_	_	
PUSHF	0	$SP \leftarrow SP - 2$; $(SP) \leftarrow PSW$; $PSW \leftarrow 0000H$; $I \leftarrow 0$	0	0	0	0	0	0	
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2; 1 \leftarrow \nu$	~	~	11	10	~	1	
SJMP	1	PC ← PC + 11-bit offset	_	-		-	_	-	5
LJMP	1.	PC ← PC + 16-bit offset			-	_	_	-	5
BR[indirect]	1	PC ← (A)	-	-1	_	-	-	_	
SCALL	1.	$SP \leftarrow SP - 2;$ $(SP) \leftarrow PC; PC \leftarrow PC + 11-bit offset$	-	-	-	-	-	_	5
LCALL	1	$SP \leftarrow SP - 2$; $(SP) \leftarrow PC$; $PC \leftarrow PC + 16$ -bit offset			-	-	-	-	5



80C196KA

PRELIMINARY T-49-19-16

Instruction Summary (Continued)

Mnemonic	Operands	Operation (Note 1)			FI	ags			Notes
	Operance	,			С	٧	VT	ST	
RET	0	PC ← (SP); SP ← SP + 2	-	-	_	-	-	 -	
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	1	-	-	-	-	-	5
JC .	1	Jump if C = 1	-	-	_	-	-	-	5
JNC	1	jump if C = 0	-	-	-	_	_	_	5
JE	1	jump if Z = 1	-	-	-	-	-	-	5
JNE	1	Jump if $Z = 0$	-	-	-	-	-	_	5
JGE	1	Jump if N = 0	-	_	_	-	-	_	5
JLT	1	Jump if N = 1	_	_	-	-	-	-	5
JGT	1	Jump if N = 0 and Z = 0	-	_	_	-	_	-	5
JLE .	1	Jump if $N = 1$ or $Z = 1$	_	-	-	_	_	-	5
JH	- 1	Jump if C = 1 and Z = 0	_	_	-	-	-	-	5
JNH	1	Jump if C = 0 or Z = 1	-	_	_	-	_	_	5
JV	1	Jump if $V = 0$		-	_	-	-	_	5
JNV .	1	Jump if V = 1	_	-	-	-	-	_	5
JVT	1	Jump if VT= 1; Clear VT	-	-	-	-	0	-	5
JNVT	1	Jump if VT = 0; Clear VT		_	-	_	0	_	5
JST	1	Jump if ST = 1	-	-	1	-	-	-	5
JNST	1	Jump if ST = 0	_	_	-	-	_	-	5
JBS	3	Jump if Specified Bit = 1	_	_	-	-	_	_	5,6
JBC	3	Jump if Specified Bit = 0	_	-	_	_	_	_	5,6
DJNZ/ DJNZW	1	$D \leftarrow D - 1$; If $D \neq 0$ then PC \leftarrow PC + 8-bit offset	-	-	-	-	-	-	5
DEC/DECB	1	D ← D − 1	1	10	~	10	1		
NEG/NEGB	1	D ← 0 − D	10	1	1	~	1	-	
INC/INCB	1	D ← D + 1	10	~	11	1	1	_	
EXT	1	D ← D; D + 2 ← Sign (D)	10	10	0	0	-	_	2
EXTB	1	D ← D; D + 1 ← Sign (D)	1	-	0	0	-	_	3
NOT/NOTB	1 .	D ← Logical Not (D)	10	1	0	0	-	_	
CLR/CLRB	1	D ← 0	1	0	0	0	_	-	
SHL/SHLB/SHLL	2	C ← msbIsb ← 0		<u> </u>	7				
SHR/SHRB/SHRL	2			"	7				
SHRA/SHRAB/SHRAL	2	msb → msblsb → C	بر	10	v	0	<u> </u>	10	7
SETC	0	C ← 1	-	-	1	-	-	-	
CLRC	0	C ← 0	_	_	0	_	_	-	

4826175 INTEL CORP (MIPRCS/PRPHL)

Preliminary

80C196KA

THE PARTY OF THE P

Instruction Summary (Continued)

Mnemonic	Operands	Operation (Note 1)			FI	ags			Notes
	Sportation (1000)		Z		С	٧	VT	ST	Notes
CLRVT	0	VT ← 0	-	-	_	-	0	_	
RST	0	PC ← 2080H	0	0	0	0	0	0	8
DI	0	Disable All Interupts (I ← 0)	-	Γ-	_	-	_	-	
El	0	Enable All Interupts (i ← 1)	-	_	_	-	_	-	
NOP	0	PC ← PC + 1	-	_	_	_	_	_	
SKIP	.0	PC ← PC + 2	_	_	_	_	-	-	
NORML	2	Left shift till msb = 1;D ← shift count	~	~	0	_	_	_	7
TRAP	0	SP ← SP - 2; SP) ← PC; PC ← (2010H)		-	-	-	_	_	9
PUSHA	1	$SP \leftarrow SP-2; (SP) \leftarrow PSW;$ $PSW \leftarrow 0000H; SP \leftarrow SP-2;$ $(SP) \leftarrow IMASK1/WSR; IMASK1 \leftarrow 00H$	0	0	0	0	0	0	
POPA	1	IMASK1/WSR ← (SP); SP ← SP+2 PSW ← (SP); SP ← SP+2	-	V	"	"	"	~	
IDLPD	1	DLE MODE IF KEY = 1; POWERDOWN MODE IF KEY = 2; CHIP RESET OTHERWISE		-	-	-	-		
CMPL	2	D-A	~	1	1	1	1	-	
BMOV	<u>2</u>	[PTR_Hi] + ← [PTR_LOW] + ; UNTIL COUNT=0		_	_	-	_	_	

- NOTES:

 If the mnemonic ends in "B" a byte operation is performed, otherwise a word operation is done. Operands is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the Register File; A can be located anywhere in memory.

 D,D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.

- D,D + 1 are consecutive BYTES in memory; D is WORD aligned.
 Changes a byte to word.
 Offset is a 2's complement number.
 Specified bit is one of the 2048 bits in the register file.
 The "L" (Long) suffix indicates double-word operation.
 Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.
 The assembler will not accept this mnemonic.

int_el

80C196KA

PRELIMINARY

T-49-19-16

Instruction Execution State Times

MNEMONIC	DIRECT	IMMED	INDIRI	ECT	INDE	XED
MNEMONIC	DIRECT	IMIMIED	NORMAL*	A-INC*	SHORT*	LONG*
ADD (3-op)	5	6	7/9	8/10	7/9	8/10
SUB (3-op)	5	6	7/9	8/10	7/9	8/10
ADD (2-op)	4	5	6/8	7/9	6/8	7/9
SUB (2-op)	4	5	6/8	7/9	6/8	7/9
ADDC	4	5	6/8	7/9	6/8	7/9
SUBC	4	5	6/8	7/9	6/8	7/9
CMP	4	5	6/8	7/9	6/8	7/9
ADDB (3-op)	5	5	7/9	8/10	7/9	8/10
SUBB (3-op)	5	5	7/9	8/10	7/9	8/10
ADDB (2-op)	4	4	6/8	7/9	6/8	7/9
SUBB (2-op)	4	4	6/8	7/9	6/8	7/9
ADDCB	4	4	6/8	7/9	6/8	7/9
SUBCB .	4	4	6/8	7/9	6/8	7/9
СМРВ	4	4	6/8	7/9	6/8	7/9
MUL (3-op)	16	17	18/21	19/22	19/22	20/23
MULU (3-op)	14	15	16/19	17/20	17/20	18/21
MUL (2-op)	16	17	18/21	19/22	19/22	20/23
MULU (2-op)	14	15	16/19	17/20	17/20	18/21,
VID `	26	27	28/31	29/32	29/32	30/33
DIVU	24	25	26/29	27/30	27/30	28/31
MULB (3-op)	12	12	14/17	15/18	15/18	16/19
MULUB (3-op)	10	10	12/15	12/16	12/16	14/17
MULB (2-op)	12	12	14/17	15/18	15/18	16/19
MULUB (2-op)	10	10	12/15	12/16	12/16	14/17
DIVB	18	18	20/23	21/24	21/24	22/25
DIVUB -	16	16	18/21	19/22	19/22	20/23
AND (3-op)	5	6	7/9	8/10	7/9	8/10
AND (2-op)	4	5	6/8	7/9	6/8	7/9
OR (2-op)	.4	5	6/8	7/9	6/8	7/9
XOR	4	5	6/8	7/9	6/8	7/9
ANDB (3-op)	5	5	7/9	8/10	7/.9	8/10
ANDB (2-op)	4	4	6/8	7/9	6/8	7/9
ORB (2-op)	4	4	6/8	7/9	6/8	7/9
XORB	4	4	6/8	7/9	6/8	7/9
LD/LDB	4	5	5/7	6/8	6/8	7/9
ST/STB	4	5	5/7	6/8	6/8	7/9
LDBSE	4	4	5/7	6/8	6/8	7/9
ĻDBZE	4	4	5/7	6/8	6/8	7/9
BMOV		6+8 per wo	ord	6	+ 11/14 per w	
PUSH (int stack)	6	7	9/12	10/13	10/13	11/14
POP (int stack)	8	-	10/12	11/13	11/13	12/14
PUSH (ext stack)	8	9	11/14	12/15	12/15	13/16
POP (ext stack)	11	_	13/15	14/16	14/16	15/17

^{*}Times for (Internal/External) Operands

4826175 INTEL CORP (MIPRCS/PRPHL) 99D 60538 D

80C196KA

PRELIMINARY

T-49-19-16

Instruction Execution State Times (Continued)

MNEMONIC		MNEMONIC				
PUSHF (int stack) POPF (int stack) PUSHA (int stack) POPA (int stack)	6 7 12 12	PUSHF (ext stack) 8 POPF (ext stack) 10 PUSHA (ext stack) 18 POPA (ext stack) 18				
TRAP (int stack) LCALL (int stack) SCALL (int stack) RET (int stack)	16 11 11 11	LCALL (ext stack) 13 SCALL (ext stack) 13				
CMPL CLR/CLRB NOT/NOTB NEG/NEGB	7 3 3 3	DEC/DECB EXT/EXTB INC/INCB	3 4 3			
LJMP SJMP BR [indirect] JNST, JST JNH, JH JGT, JLE JNC, JC JNVT, JVT JNV, JV JGE, JLT JNE, JE JBC, JBS DJNZ DJNZW	4/8 jump n 4/8 jump n 4/8 jump n 4/8 jump n 4/8 jump n 4/8 jump n 5/9 jump n	ot taken/jump taken				
NORML SHRL SHLL SHRAL SHR/SHRB SHL/SHLB SHRA/SHRAB	7+ 1 pers 7 + 1 pers 7 + 1 pers 6 + 1 pers 6 + 1 pers	shift (9 for 0 shift) hift (8 for 0 shift) shift (7 for 0 shift) shift (7 for 0 shift) shift (7 for 0 shift)				
CLRC SETC DI EI CLRVT NOP RST SKIP IDLPD	3	s fetch of configuration byte) er key/improper key)				

int_er

80C196KA

PRELIMINARY

T-49-19-16

MEMORY MAP

4826175 INTEL CORP (MIPRCS/PRPHL)

EXTERNAL MEMORY OR I/O	OFFFFH
INTERNAL ROM/EPROM OR	4000H
EXTERNAL MEMORY*	2080H
RESERVED	-
UPPER 8 INTERRUPT VECTORS (NEW ON 80C196KA)	2040H
ROM/EPROM SECURITY KEY*	2030H
	2020H
RESERVED	2019H
CHIP CONFIGURATION BYTE	2018H
RESERVED	2014H
LOWER 8 INTERRUPT VECTORS PLUS 2 SPECIAL INTERRUPTS	201411
PORT 3 AND PORT 4	2000H
EXTERNAL MEMORY OR I/O	1FFEH
	0100H
INTERNAL DATA MEMORY - REGISTER FILE (STACK POINTER, RAM AND SFRS) EXTERNAL PROGRAM CODE MEMORY	,
EXTENSION OF WEIGHT	0000Н
ROM/EPROM will be available on future version	s of 80C196.

80C196KA INTERRUPTS

Number	Source	Vector Location	Priority
INȚ15	NMI	203EH	15
INT14	HSI FIFO Full	203CH	14
INT13	EXTINT Pin	203AH	13
INT12	TIMER2 Overflow	2038H	12
INT11	TIMER2 Capture	2036H	11
INT10	4th Entry into HSI FIFO	2034H	10
INT09	RI	2032H	9
INT08	TI ,	2030H	8
SPECIAL	Unimplemented Opcode	2012H	N/A
SPECIAL	Trap	2010H	N/A
INT07	EXTINT	200EH	7
INT06	Serial Port	200CH	6
INT05	Software Timer	200AH	5
INT04	HSI.0 Pin	2008H	4
INT03	High Speed Outputs	2006H	3
INT02	HSI Data Available	2004H	2
INT01	A/D Conversion Complete	2002H	1
INT00	Timer Overflow	2000H	0

	•		
19H 18H	STACK POINTER	19H 18H	STACK POINTER
17H	*IOS2	17H	PWM_CONTROL
16H	IOS1	· 16H	1001
15H	IOS0	15H	IOC0
14H	*WSR	14H	*W\$R
13H	*INT_MASK 1	13H	*INT_MASK 1
12H	*INT_PEND 1	12H	*INT_PEND 1
11H	*SP_STAT	11H	*SPCON
· 10H	PORT2	· 10H	PORT2
0FH	PORT1	0FH	PORT1
0EH	PORTO .	0EH	BAUD RATE
0DH	TIMER2 (HI)	ODH	TIMER2 (HI)
0CH	TIMER2 (LO)	осн	TIMER2 (LO)
0BH	TIMER1 (HI)	овн	*IOC2
0AH	TIMER1 (LO)	0AH	WATCHDOG
09H	INT_PENDING	09H	INT_PENDING
H80	INT_MASK	08H	INT_MASK
07H	SBUF(RX)	07H	SBUF(TX)
06H	HSI_STATUS	06H	HSO_COMMAND
05H	HSI_TIME (HI)	05H	HSOTIME (HI)
04H	HSI_TIME (LO)	04H	HSO_TIME (LO)
03H	ADRESULT (HI)	03H	HSI_MODE
02H	AD_RESULT (LO)	· 02Н	AD_COMMAND *
01H	ZERO REG (HI)	01H	ZERO REG (HI)
00H	ZERO REG (LO)	00H	ZERO REG (LO)
	WHEN READ	WSR = 0	WHEN WRITTEN

 $\mathsf{WSR} = \mathbf{0}$

0DH *T2 CAPTURE (HI) 0CH *T2 CAPTURE (LO) WSR = 15 OTHER SFRS IN WSR 15 BECOME READABLE

IS DECOMP READABLE
IF THEY WERE WRITABLE
IN WSR = 0 AND WRITABLE
IF THEY WERE READABLE
IN WSR = 0

*NEW OR CHANGED REGISTER FUNCTION

21-104

80C196KA

PRELIMINARY T-49-19-16

USING THE ALTERNATE REGISTER WINDOW (WSR = 15)

I/O register expansion on the new CHMOS members of the MCS-96 family has been provided by making two register windows available. Switching between these windows is done using the Window Select Register (WSR). The PUSHA and POPA instructions can be used to push and pop the WSR and second interrupt mask when entering or leaving interrupts, so it is easy to change between windows.

On the 80C196KA only Window 0 and Window 15 are active. Window 0 is a true superset of the standard 8096 SFR space, while Window 15 allows the read-only registers to be written and write-only registers to be read. The only major exception to this is the Timer2 register which is the Timer2 capture register in Window 15. The writeable register for Timer2 is in Window 0. There are also some minor changes and cautions. The descriptions of the registers which have different functions in Window 15 than in Window 0 are listed below:

AD_COMMAND (02H) - Read the last written command

AD_RESULT (02H, 03H) - Write a value into the result register

HSI_MODE (03H)

- Read the value in HSI_MODE

HSI__TIME (04H,05H)

- Write to FIFO Holding register

HSO_TIME (04H,05H) - Read the last value placed in the holding register

HSI_STATUS (06H)

Write to status bits but not to HSI pin bits. (Pin bits are 1,3,5,7).

HSO_COMMAND (06H) - Read the last value placed in the holding register

SBUF(RX) (07H)

- Write a value into the receive buffer

SBUF(TX) (07H) WATCHDOG(0AH) - Read the last value written to the transmit buffer Read the value in the upper byte of the WDT

TIMER1 (0AH,0BH)

Write a value to Timer1

TIMER2 (0CH,0DH)

Read/Write the Timer2 capture register.

Note that Timer2 read/write is done with WSR = 0.

IOC2 (0BH)

Last written value is readable, except bit 7 (note 1)

BAUD_RATE (0EH)

- No function, cannot be read

PORTO (OEH)

No function, no output drivers on the pins

SP_STAT (11H)

- Set the status bits, TI and RI can be set, but it will not cause an interrupt

SP_CON (11H)

- Read the current control byte

10S0 (15H)

- Writing to this register controls the HSO pins. Bits 6 and 7 are inactive for writes.

IOC0 (15H)

Last written value is readable, except bit 1 (note 1)

IOS1 (16H)

- Writing to this register will set the status bits, but not cause interrupts. Bits 6 and

7 are not functional

IOC1 (16H)

Last written value is readable

- Writing to this register will set the status bits, but not cause interrupts.

PWM_CONTROL (17H) - Read the duty cycle value written to PWM_CONTROL

1, IOC2.7 (CAM CLEAR) and IOC0.1 (T2RST) are not latched and will read as a 1 (precharged bus) .

Being able to write to the read-only registers and vice-versa provides a lot of flexibility. One of the most useful advantages is the ability to set the timers and HSO lines for initial conditions other than zero.

0

Х

0

ΤI

RI

99D 60541

80C196KA

PRELIMINARY

SFR BIT SUMMARY

A summary of the SFRs which control I/O functions has been included in this section. The summary is separated into a list of those SFRs which have changed on the 80C196 and a list of those which have remained the same.

and make the fire well the the first of the fire.

The following 80C196 SFRs are different than those on the 8096BH:

(The Read and Write comments indicate the register's function in Window 0 unless otherwise specified.)

SBUF(TX):

Now double buffered

RI

07h

write

BAUD RATE:

SP_STAT:

Uses new Baud Rate Values

0Eh write

7 6 5 4 3

TI

11h read

RPE RPE:

RB8

Receive Parity Error

FΕ

TXE

3

OE

2

RI:

Receive Indicator

TI:

Transmit Indicator

FE:

Framing Error

TXE:

Transmitter Empty

OE:

7

Receive Overrun Error

4

IPEND1: IMASK1:

FIFO EXT T2 **T2 NMI** HSI4 FULL INT OVF CAP

5

12h,13h read/write NMI:

6

Non-Maskable Interrupt

FIFO FULL

HSIO FIFO full

EXTINT:

External Interrupt Pin

T2OVF:

Timer2 Overflow

T2CAP:

Timer2 Capture

HSI4:

HSI has 4 or more entries in FIFO

RI:

Receive Interrupt

TI:

Transmit Interrupt

99D 60542

D

THE RESERVE OF THE PROPERTY OF

.80C196KA

PRELIMINARY

WSR:

7	6	5	4	3	2	1	0
Χ	Х	Х	Х	W	W	W	W

14h

read/write

WWWW= 0: SFRs function like a superset of 8096 SFRs

WWWW = 15

Exchange read/write registers WWWW=OTHER: Undefined, do not use

XXXX = 0000B:

These bits must always be written as zeros to provide compatibility

with future products.

IOS2:

7	6	5	4	3	2	1	0
START A2D	T2 RESET	HSO.5	HSO.4	HSO.3	HSO.2	HSO.1	HSO.0

17h read

Indicates which HSO event occured

START A2D:

HSO_CMD 15, start A to D

T2RESET:

HSO__CMD 14, Timer 2 reset

HSO.0-5:

Output pins HSO.0 through HSO.5

IOC2:

7	6	5	4	3	2	1	0
CLEAR	ENA	T2ALT	A2D	NOSH	SLOW	T2UD	FAST
CAM	LOCK	INT	CPD		PWM	ENA	T2EN

0Bh write

CLEAR_CAM: Clear Entire CAM

ENA_LOCK: Enable lockable CAM entry feature

T2ALT INT:

Enable T2 Alternate Interrupt at 8000H

A2D_CPD:

Clock Prescale Disable for low XTAL frequency (A to D conversion in

fewer state times)

NOSH:


Disable A/D Sample and Hold


T2UD ENA:

SLOW_PWM: Turn on divide by 2 Prescaler on PWM Enable Timer 2 as up/down counter

FAST_T2EN: Enable Fast increment of T2; once per state time.

The following registers are the same on the 80C196 as they were on the 8096BH:






99D 60543





80C196KA


PRELIMINARY


T-49-19-16














270428-13



80C196KA

PRELIMINARY

T-49-19-16

IOC0 (15H)
0 HSI.O INPUT ENABLE / DISABLE
1 TIMER 2 RESET EACH WRITE
2 - HSI.1 INPUT ENABLE / DISABLE
3 - TIMER 2 EXTERNAL RESET ENABLE / DISABLE
4 HSI.2 INPUT ENABLE / DISABLE
5 TIMER 2 RESET SOURCE HSI.0 / TZRST
6 - HSI.3 INPUT ENABLE / DISABLE
7 TIMER 2 CLOCK SOURCE HSI.1 / TZCLK

IOS1 (16H)
O - SOFTWARE TIMER O EXPIRED
1 SOFTWARE TIMER 1 EXPIRED
2 — SOFTWARE TIMER 2 EXPIRED
3 - SOFTWARE TIMER 3 EXPIRED
4 TIMER 2 HAS OVERFLOW
5 - TIMER 1 HAS OVERFLOW
6 - HSI FIFO IS FULL
7 — HSI HOLDING REGISTER DATA AVAILABLE
. 270409 44

	IOC1 (16H)
	O SELECT PWM / SELECT P2.5
	1 EXTERNAL INTERRUPT ACH7 / EXTINT
	2 TIMER 1 OVERFLOW INTERRUPT ENABLE / DISABLE
ı	3 - TIMER 2 OVERFLOW INTERRUPT ENABLE / DISABLE
l	4 HSO.4 OUTPUT ENABLE / DISABLE
	5 SELECT TXD/SELECT P2.0
١	6 HSO.5 OUTPUT ENABLE / DISABLE
	7 HSI INTERRUPT
	FIFO FULL / HOLDING REGISTER LOADED
	. 270428-15

Port	2 Multip	ple Fu	nctions
------	----------	--------	---------

Pin	Func.	Alternative Function	Control Reg.
2.0	Output	TXD (Serial Port Transmit)	IOC1.5
2.1	Input	RXD (Serial Port Receive)	SPCON.3
2.3	Input	T2CLK (Timer2 Clock & Baud)	IOC0.7
2.4	input	T2RST (Timer2 Reset)	IOC0.5
2.5	Output	PWM Output	IOC1.0
2.6	QBD*	Timer2 up/ down select	IOC2.1
2.7	QBD*	Timer2 Capture	N/A

*QBD = Quasi-bidirectional

Baud Rate Calculations

Asynchronous Modes 1, 2 and 3:

$$Baud_Reg = \frac{XTAL1}{Baud Rate \times 16} - 1 OR \frac{T2CLK}{Baud Rate \times 8}$$

Synchronous Mode 0:

$$Baud_Reg = \frac{XTAL1}{Baud Rate \times 2} - 1 OR \frac{T2CLK}{Baud Rate}$$

Baud Rates and Baud Register Values

Baud Rate	XTAL Frequency						
	8.0 MHz	10.0 MHz	12.0 MHz				
300	1666/-0.02	2082/0.02	2499/0.00				
1200	416/-0.08	520/-0.03	624/0.00				
2400	207/0.16	259/0.16	312/-0.16				
4800	103/-0.16	129/0.16	155/0.16				
9600	51/-0.16	64/0.16	77/0.16				
19.2K	25/0.16	32/1.40	38/0.16				

Baud Register Value/% Error

A maximum baud rate of 750 Kbaud is available in the asynchronous modes with 12 MHz on XTAL1. The synchronous mode has a maximum rate of 3.0 Mbaud with a 12 MHz clock. Location 0EH is the Baud Register. It is loaded sequentially in two bytes, with the low byte being loaded first. This register may not be loaded with zero in serial port Mode 0.

99D 60545

Man to the state of the state o

80C196KA

PRELIMINARY

T-49-19-16

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient Temperature	
Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
Voltage On Any Pin to VSS	0.5V to +7.0V
Power Dissipation	1.5W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

Operating Conditions

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.5	5.50	V
T _{REF} Analog Supply Voltage		4.5	5.50	V
fosc	Oscillator Frequency	3.5	12	MHz

 $\ensuremath{\text{NOTE:}}$ ANGND and $\ensuremath{\text{V}_{\text{SS}}}$ should be nominally at the same potential.

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage		0.8		
V _{IH}	Input High Voltage (except XTAL 1)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	٧	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.3 0.45 1.0	V V	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5		>	$\begin{split} I_{OH} &= -200~\mu\text{A} \\ I_{OH} &= -3.2~\text{mA} \\ I_{OH} &= -7~\text{mA} \end{split}$
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	-	>	$I_{OH} = -10 \mu A$ $I_{OH} = -30 \mu A$ $I_{OH} = -60 \mu A$
ILI	Input Leakage Current (Std. Inputs)		±10	μΑ	$0 < V_{IN} < V_{CC} - 0.3$
LI1	Input Leakage Current (Port 0)		±3	μΑ	0 < V _{IN} < V _{REF}
I _{TL}	1 to 0 Transition Current (QBD Pins)		-650	μΑ	$V_{IN} = 2.0V$
l _{IL}	Logical 0 Input Current (QBD Pins)		-50	μΑ	$V_{IN} = 0.45V$
l _{IL1}	Logical 0 Input Current in Reset (ALE, RD, WR, BHE, INST, P2.0)		-500	μА	V _{IN} = 0.45 V



80C196KA

T-49-19-16

D.C. Characteristics (Over specified operating conditions) (Continued)

Symbol	Description	Min	Max	Units	Test Conditions
lcc	Active Mode Current in Reset		60	mA	XTAL1 = 12 MHz
I _{REF}	A/D Converter Reference Current		5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
l _{idle}	Idle Mode Current		22	mA	
lcc1	Active Mode Current (Typical)		15	mA	XTAL1 = 3.5 MHz
I _{PD}	Powerdown Mode Current		TBD	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R _{RST}	Reset Pullup Resistor	6K	50K	Ω	
CS	Pin Capacitance (Any Pin to V _{SS})		10	pF	f _{TEST} = 1.0 MHz

NOTES:

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, 2. Standard Outputs include all bus pins (data and control), HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4 are approximated and pins (data and control). TXD/P2.0, and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs, which will be available on future ROM and EPROM parts.

3. Standard Inputs include HSI pins, CDE, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3, and

T2RST/P2.4.

4. Maximum current per pin must be externally limited to the following values if Vol. is held above 0.45V or VoH is held below V_{CC} - 0.7V:

IOL on Output pins: 10 mA IOH on quasi-bidirectional pins: self limiting

IOH on Standard Output pins: 10 mA 5. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.

6. During normal (non-transient) conditions the following total current limits apply to each group of pins:

Port 1, P2.6 IOL: 29 mA IOH is self limiting HSO, P2.0, RXD, RESET P2.7, P2.5, WR, BHE IOL: 29 mA IOH: 26 mA IOL: 13 mA IOH: 11 mA AD0-AD15 IOL: 52 mA 1_{OH}: 52 mA RD, ALE, INST-CLKOUT IOL: 13 mA IOH: 13 mA

A.C. Characteristics (Over specified operating conditions)

These are ADVANCED specifications, the parameters may change before intel releases the product for sale.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, f_{OSC} = 12 MHz

The system must meet these specifications to work with the 80C196:

Symbol	Description	Min	Max	Units	Notes
TAVYV	Address Valid to READY Setup		2T _{OSC} - 55	ns	
TLLYV	ALE Low to READY Setup		T _{OSC} - 55	ns	
TYLYH	NonREADY Time	No u	pper limit	ns	
TCLYX	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns	(Note 2)
TLLYX	READY Hold after ALE Low	T _{OSC} +5	2T _{OSC} -40	ns	(Note 2)
TAVGV	Address Valid to Buswidth Setup		2T _{OSC} 55	ns	
T _{LLGV} '	ALE Low to Buswidth Setup		T _{OSC} - 55	ns	
T _{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
TAVDV	Address Valid to Input Data Valid		3T _{OSC} - 60	ns	
T _{RLDV}	RD# Active to Input Data Valid		T _{OSC} - 25	ns	
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{OSC} - 55	ns	
T _{RHDZ}	End of RD# to Input Data Float		T _{OSC} - 20	ns	•
T _{RXDX}	Data Hold after RD# Inactive	0		ns	

1. Typical specification, not guaranteed.

2. If max is exceeded, additional wait states will occur.



80C196KA

PRELIMINARY

T-49-19-16

A.C. Characteristics (Over specified operating conditions) (Continued)

These are ADVANCED specifications, the parameters may change before Intel releases the product for sale.

1 - 2-

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, f_{OSC} = 12 MHz

The 80C196KA will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL1	3.5	12.0	MHz	
Tosc	1/F _{XTAL}	83	286	ns	
T _{XHCH}	XTAL1 High to CLKOUT High or Low	40	110	ns	(Note 1)
T _{CLCL}	CLKOUT Cycle Time	2T _O	sc	ns	
TCHCL	CLKOUT High Period	T _{OSC} - 10	T _{OSC} +10	ns	
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	- 10	10	ns	
T _{LLCH}	ALE Falling Edge to CLKOUT Rising	-10	10	ns	
T _{LHLH}	ALE Cycle Time	4T _C	SC	ns	
TLHLL	ALE High Period	T _{OSC} - 10	T _{OSC} +10	ns	
TAVLL	Address Setup to ALE Falling Edge	T _{OSC} - 25		ns	
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} -15		ns	
T _{LLRL}	ALE Falling Edge to RD Falling Edge	T _{OSC} - 25		ns	
TRLCL	RD Falling Edge to CLKOUT Falling Edge	0	20	ns	
T _{RLRH}	RD Low Period	T _{OSC} -5		ns	
TRHLH	RD Rising Edge to ALE Rising Edge	T _{OSC} - 15	T _{OSC} +15	ns	(Note 2)
T _{LLWL}	ALE Falling Edge to WR Falling Edge	T _{OSC} 10		ns	
T _{CLWL}	CLKOUT Low to WR Falling Edge	-5	15	ns	
T _{QVWH}	Data Stable to WR Rising Edge	T _{OSC} - 20		ns	
T _{CHWH}	CLKOUT Rising Edge to WR Rising Edge	-10	10	ns	
TWLWH	WR Low Period	T _{OSC} - 20		ns	<u> </u>
T _{WHQX}	Data Hold after WR Rising Edge	T _{OSC} - 20		ns	
TWHLH	WR Rising Edge to ALE Rising Edge	T _{OSC} - 20	T _{OSC} +20	ns	(Note 2)
T _{WHBX}	BHE, INST HOLD after WR Rising Edge	T _{OSC} -30	<u></u>	ns	<u> </u>

NOTES:

T_{OSC} = 83.3 ns at 12 MHz; T_{OSC} = 125 ns at 8 MHz. 1. Typical specification, not guaranteed.

2. Assuming back-to-back bus cycles.


The second secon


80C196KA

PRELIMINARY

T-49-19-16

System Bus Timings






80C196KA

PRELIMINARY


EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency	3.5	12	MHz
T _{XLXL}	Oscillator Period (Tosc)	83	286	ns
T _{XHXX}	High Time	32		ns
T _{XLXX}	Low Time	32		ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS



A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0" Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORM



270428-20 For Timing Purposes a Port Pin is no Longer Floating when a 100 mV change from Load Voltage Occurs and Begins to Float when a 100 mV change from the Loaded V_{OH}/V_{OL} Level occurs I_{OL}/I_{OH} = ±15 mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

Signals:

- H High
- L Low
- V Valid
- X No Longer Valid
- Z Floating

- A Address
- B BHE
- C CLKOUT
- D DATA
- G Buswidth

- L ALE/ADV
- R RD
- W WR/WRH/WRL
- X XTAL1
- Y READY

D

80C196KA

T-49-19-16

PRELIMINARY

A TO D CHARACTERISTICS

There are four modes of A/D operation.

In Modes 2 and 3 the maximum XTAL1 frequency is 10.0 MHz. Accuracy will degrade at higher frequencies.

A/D CONVERTER SPECIFICATIONS

The absolute conversion accuracy is dependent on the accuracy of V_{REF}. The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at V_{REF} = 5.120V, 10.0 MHz, A/D Mode 2.

	1151			
	Clock Prescaler On IOC2.4 = 0	Clock Pres IOC2.4	· · · · · · · · · · · · · · · · · ·	
IOC2.3 = 0	Mode 0-158 States	Mode 2-91 States	91 States	
with S&H	26.33 μs @ 12 MHz	22.75 μs @ 8 MHz	18.2 μs @ 10 MHz	
IOC2.3 = 1	Mode 1-293 States	Mode 3-163 States	163 States	
without S&H	48.83 μs @ 12 MHz	40.75 μs @ 8 MHz	32.6 μs @ 10 MHz	

Parameter	Typical*(1)	Minimum	Maximum	Units**	Notes
Resolution		256(5)	1024 10	Levels Bits	5
Absolute Error		0	· ±4	LSBs	
Full Scale Error	-0.5 ±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±4	LSBs	
Differential Non-Linearity		0	±2	LSBs	5
Channel-to-Channel Matching		0	. ±1	LSBs	
Repeatability	±0.25			LSBs	1
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	1 1 1
Off Isolation		-60		dB	1,2,4
Feedthrough	60			dB	1,2
V _{CC} Power Supply Rejection	-60			dB	1,2
Input Resistance		1K	, 5K	Ω	1
D.C. Input Leakage		0	3.0	μΑ	-

These values are expected for most parts at 25°C.

**An "LSB", as used here, has a value of approximately 5 mV.

1. These values are not tested in production and are based on theoretical estimates and laboratory tests.

2. DC to 100 KHz.

3. For starting the A/D with an HSO Command.
4. Multiplexer Break-Before-Make Guaranteed.
5. See functional deviations list.

intel

80C196KA

PRELIMINARY

「大きなな」では、これでは、これでは、これは大きながらいいというできません。

T-49-19-16

A/D GLOSSARY OF TERMS

ABSOLUTE ERROR—The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

a North Contract

ACTUAL CHARACTERISTIC—The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An actual characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversions under the same conditions.

BREAK-BEFORE-MAKE—The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected. (e.g. the converter will not short inputs together.)

CHANNEL-TO-CHANNEL MATCHING—The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC—A graph of input voltage versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

CODE—The digital value output by the converter.

CODE CENTER—The voltage corresponding to the midpoint between two adjacent code transitions.

CODE TRANSITION—The point at which the converter changes from an output code of Q, to a code of Q+1. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

CODE WIDTH—The voltage corresponding to the difference between two adjacent code transitions.

CROSSTALK-See "Off-Isolation".

D.C. INPUT LEAKAGE—Leakage current to ground from an analog input pin.

DIFFERENTIAL NON-LINEARITY—The difference between the ideal and actual code widths of the terminal based characteristic.

FEEDTHROUGH—Attenuation of a voltage applied on the selected channel of the A/D Converter after the sample window closes.

FULL SCALE ERROR—The difference between the expected and actual input voltage corresponding to the full scale code transition.

IDEAL CHARACTERISTIC—A characteristic with its first code transition at $V_{IN}=0.5$ LSB, its last code transition at $V_{IN}=(V_{REF}-1.5$ LSB) and all code widths equal to one LSB.

INPUT RESISTANCE—The effective series resistance from the analog input pin to the sample capacitor.

LSB—Least Significant Bit: The voltage corresponding to the full scale voltage divided by 2ⁿ, where n is the number of bits of resolution of the converter. For an 8-bit converter with a reference voltage of 5.12V, one LSB is 20 mV. Note that this is different than digital LSBs, since an uncertainty of two LSB, when referring to an A/D converter, equals 40 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 80 mV.)

MONOTONIC—The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

NO MISSED CODES—For each and every output code, there exists a unique input voltage range which produces that code only.

NON-LINEARITY—The maximum deviation of code transitions of the terminal based characteristic from the corresponding code transitions of the ideal characteristic.

OFF-ISOLATION—Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

REPEATABILITY—The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

99D 60552

The second of th

80C196KA

PRELIMINARY

RESOLUTION—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

SAMPLE DELAY-The delay from receiving the start conversion signal to when the sample window opens.

SAMPLE DELAY UNCERTAINTY—The variation in the sample delay.

SAMPLE TIME-The time that the sample window

SAMPLE TIME UNCERTAINTY—The variation in the sample time.

SAMPLE WINDOW-Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

SUCCESSIVE APPROXIMATION—An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

TEMPERATURE COEFFICIENTS-Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

TERMINAL BASED CHARACTERISTIC—An actual characteristic which has been rotated and translated to remove zero offset and full scale error.

VCC REJECTION—Attenuation of noise on the VCC line to the A/D converter.

ZERO OFFSET-The difference between the expected and actual input voltage corresponding to the first code transition.

80C196KA FUNCTIONAL DEVIATIONS

The 80C196KA has the following problems. We are working on, or have already defined, silicon fixes for all these problems.

- 1. Byte shifts on odd addresses do not work properly (SHRB and SHLB). Byte shifts can be done on even addresses, and word and long shifts work
- 2. The Unsigned Divide operations (Byte and Word), may result in a quotient that is one count larger than the correct value (DIVU and DIVUB). This can only occur if the most significant bit of the divisor is a one. The problem will not always occur if the MSB is one, and determining if the problem will occur or not is very difficult.
- 3. The current in the power down mode is on the order of 1 milliamp.
- 4. The PUSHA instruction works properly with internal stack. When external stack is used, the PU-SHA instruction will cause the data to be written into the location pointed to by the lower byte of the stack pointer. Since the PUSHA instruction is simply a fast way of doing a PUSHF, and pushing WSR/IMASK1 and clearing IMASK1, a macro can be written to work around this problem.
- 5. The A/D converter differential non-linearity error becomes larger as V_{in} approaches V_{ref}. This results in the potential for missed codes at 10-bit
- 6. The reset pin must have a rise time less than 4 state times. An External Schmitt trigger reset circuit is recommended. A capacitor only or RC circuit directly connected to the pin will not work reliably. If a bad reset occurs, the chip will lock-up. A good reset will cause the part to work correctly: the chip does not have to be powered on and off.

NOTE:

Instruction bugs 1, 2, and 4 may prevent high level language compilers from generating code which works correctly. If a problem is suspected, generate an assembler code output of the high level language and examine the listing for the above instructions. If any of the instructions are present, the code may have to be rewritten.

}

のないない さんしょうかんしょう

intel

80C196KA

PRELIMINARY

T-49-19-16

DIFFERENCES BETWEEN THE 80C196KA AND THE 8096BH

CONVERTING FROM OTHER MCS®-96 PRODUCTS TO THE 80C196KA

The following list of suggestions for designing an 8X9XBH system will yield a design that is easily converted to the 80C196KA.

- Do not base critical timing loops on instruction or peripheral execution times.
- 2. Use equate statements to set all timing parameters, including the baud rate.
- Do not base hardware timings on CLKOUT or XTAL1. The timings of the 80C196KA are different than those of the 8X9XBH, but they will function with standard ROM/EPROM/Peripheral type memory systems.
- Make sure all inputs are tied high or low and not left floating.
- 5. On the 8X9XBH, the WRL/WR and WRH/BHE signals both go low for byte writes to odd addresses in 8-bit write strobe mode. On the 80C196KA, only the WRH/BHE signal goes low for this type of operation.
- 6. Indexed and indirect operations relative to the stack pointer (SP) work differently on the 80C196KA than on the 8096. On the 8096, the address is calculated based on the un-updated version of the stack pointer. The 80C196KA uses the updated version. The offset for PUSH[SP], POP[SP], PUSH nn[SP] and POP nn[SP] instructions may need to be changed by a count of 2.

NEW FEATURE SUMMARY

CPU FEATURES

Divide by 2 instead of divide by 3 clock for 1.5X performance

Faster instructions, especially indexed/indirect data operations

2.33 μs 16 \times 16 multiply with 12 MHz clock (was 6.25 $\mu s)$

Faster interrupt response (almost twice as fast). Different Reset Sequence

Powerdown and idle Modes

Clock Failure Detect

6 new instructions including Compare Long and Block Move

8 new interrupt vectors

PERIPHERAL FEATURES

SFR Window switching allows read-only registers to be written and vice-versa

Timer2 can count up and down by external selection

Timer2 has an independent capture register HSO lines which transitioned are saved

HSO lines can be written directly

HSO has CAM Lock and CAM Clear commands

A to D has a selectable sample and hold and speed

New Baud Rate values are needed for serial port, higher speeds possible in all modes

Double buffered serial port transmit register

Serial Port Receive Overrun and Framing Error Detection

PWM has a Divide-by-2 Prescaler