

Document No.	853-0130
ECN No.	86487
Date of Issue	November 11, 1986
Status	Product Specification
Memory Products	

82S181 / 82S181A

8K-bit TTL bipolar PROM

DESCRIPTION

The 82S181 and 82S181A are field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The 82S181 and 82S181A are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

This device includes on-chip decoding and four Chip Enable inputs for ease of memory expansion. It features 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.

The 82S181 and 82S181A devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.


FEATURES

- Address access time:
 - N82S181: 70ns max
 - N82S181A: 55ns max
- Power dissipation: 76μW/bit typ
- Input loading: -100μA max
- On-chip address decoding
- Four Chip Enable inputs
- Outputs: 3-State
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

BLOCK DIAGRAM



PIN CONFIGURATIONS



8K-bit TTL bipolar PROM (1024 × 8)

82S181 / 82S181A

AC ELECTRICAL CHARACTERISTICS


$R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^\circ C \leq T_{amb} \leq +75^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$

SYMBOL	PARAMETER	TO	FROM	N82S181			N82S181A			UNIT
				Min	Typ ¹	Max	Min	Typ ¹	Max	
Access time ²										
t _{AA}		Output	Address		50	70		45	55	ns
t _{CE}		Output	Chip Enable		25	40		25	40	ns
Disable time ³										
t _{CO}		Output	Chip Disable		25	40		25	40	ns

NOTES:

1. Typical values are $V_{CC} = 5V$, $T_{amb} = +25^\circ C$.
2. Tested at an address cycle time of $1\mu s$.
3. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$ and $C_L = 5pF$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM

