

# 85C960

## 1-MICRON CHMOS

### 80960 K-SERIES BUS CONTROL $\mu$ PLD

- Burst Logic, Ready Control, and Address Decode Support for 80960 KA/KB Embedded Controllers in Single Chip
- Burst Logic Supports Both Standard and New Generation "Burst Mode" Memories and Peripherals
- Ready/Timing Control Supports 0–15 Wait States across 8 Address Ranges, Read/Write Accesses, Burst Transactions
- 8 Dedicated Inputs Decoded into 8 Latched Chip Selects (4 External/Internal; 4 Internal Only)
- Operates with 80960KA/KB at 20 MHz and 25 MHz
- $I_{CC} = 50$  mA Max.
- UV Erasable (CerDIP) or OTP™
- 100% Generically Testable Logic Array
- Based on Low Power CHMOS IIIE\* Technology
- Available in 28-Pin 300-mil CerDIP and PDIP Packages and in 28-Pin PLCC Package  
(See Packaging Spec., Order Number #231369)

\*CHMOS is a patented technology of Intel Corporation.





Figure 1. Pinout Diagram

## GENERAL DESCRIPTION

The Intel 85C960 is a single-chip burst/ready/decode  $\mu$ PLD (Microcomputer Programmable Logic Device) designed to interface 80960 KA/KB embedded controllers to system memory and I/O. The 85C960 provides programmable chip selects, a programmable read/write access wait state/ready generator, and burst address (A2, A3) cycling. Burst transaction cycling of A2, A3, and WCLK# (Write Clock) is also supported for intelligent peripherals on the bus.

For its programmable functions, the 85C960 uses advanced EPROM cells as logic array and wait-state table memory elements. Coupled with Intel's proprietary CHMOS IIIIE technology, the result is a pro-

grammable device able to support Intel's 32-bit 80960 KA/KB embedded controllers at speeds up to 25 MHz.

## ARCHITECTURE DESCRIPTION

The 85C960  $\mu$ PLD integrates burst control, ready generation, and chip select decoding into a single device. Figure 2 shows the architecture of the 85C960. Table 1 lists and describes each signal on the device. The 85C960 replaces 6–10 separate PLD/discrete logic devices in small- and medium-sized 80960 systems. For medium- to large-sized systems, the 85C960 can be supplemented with an additional decoder, such as the 85C508, and a second 85C960. Figure 3 shows a single 85C960 in a typical application.




Figure 2. 85C960 Block Diagram




Figure 3. 85C960 in an 80960 System

**Table 1. 85C960 Pin Descriptions**

Symbol	Type	Name and Function
RESET	I	<b>RESET.</b> When RESET is high for a minimum of four CLK2 cycles, internal circuits are reset to a known state.
I7–I0	I	<b>INPUT 7–INPUT 0.</b> These are the address range inputs to the programmable decode logic array.
CLK2	I	<b>SYSTEM CLOCK.</b> This input, which connects to the 80960 CLK2 signal, provides the timing reference for all 85C960 operations.
AD3–AD0	I	<b>ADDRESS IN 3–ADDRESS IN 0.</b> These inputs are driven by LAD0–LAD3 from the Local Bus (L-Bus) to provide addressing and burst access decode information.
W/R #	I	<b>WRITE/READ.</b> Write/Read from controller. When low, indicates that the current access is a read. When high, indicates that the current access is a write.
DEN #	I	<b>DATA ENABLE.</b> This input from the controller indicates that data is present on the L-Bus.
ADS #	I	<b>ADDRESS/DATA STROBE.</b> This input from the 80960 indicates whether address or data information is currently on the L-Bus. When low, address information is changing. The 85C960 chip select timing is based in part on ADS # low during Ta states.
BLAST #	O	<b>BURST LAST.</b> This signal, when low, indicates that the current read/write access is the last access in a burst transaction. BLAST # is not cycled if RDY # is generated off-chip.
WCLK #	O	<b>WRITE CLOCK.</b> This output provides a write enable strobe to memories that do not support burst mode access.
A3, A2	O	<b>ADDRESS OUT 3, 2.</b> These outputs cycle during burst transactions. Typically connected to lowest memory address signals.
CS3 # – CS0 #	O	<b>CHIP SELECT 3–CHIP SELECT 0.</b> Single p-term select outputs that are driven active (low) for the programmed address condition on I7–I0.
RDY #	I/O	<b>READY.</b> RDY # is an active low, bidirectional, open-drain signal that should be connected to the controller's Ready input. As an output, RDY # goes high to cause the controller to extend the current access. RDY # goes low to indicate that the data on the L-Bus bus may be sampled (read) or removed (write). RDY # is controlled by the 85C960 Ready Generation and Wait-State Logic. The open-drain output allows RDY # to be OR-tied to other circuitry that may drive the controller's Ready input. As a bidirectional input, RDY # allows the 85C960 to provide Ready timing and burst cycling for intelligent peripherals that do not generate these signals themselves.

80960 L-Bus (Local Bus) cycles are monitored by the **Bus State Tracker** to synchronize the functional blocks in the 85C960 to the L-Bus. CLK2 provides the timing reference for all 85C960 operations.

Four external chip selects (CS0#–CS3#) are generated by the programmable **Chip Select Decoder**. These four signals provide decoded selects to memory and I/O devices and are routed to the programmable **Wait-State Table** so that the 85C960 can generate RDY# at the appropriate time. Four additional selects are decoded (internal only) and routed to the Wait-State Table so that the 85C960 can generate RDY# for up to four additional address ranges.

The **Ready Generation** block generates RDY# to the controller under control of the **Wait-State Table**. Depending on the contents programmed into this table and the current type of access, from 0–15 wait states can be introduced into each bus cycle. An independent wait state value can be chosen for each select and each access type. Four access types are possible: read first, read subsequent, write first, and write subsequent.

The **Burst Control** and **Address Counter** blocks control burst transaction timing to memory and I/O. Note that the RDY# pin is sampled by the Burst Control block to allow the 85C960 to generate burst transaction timing for other bus peripherals. WCLK# provides a write enable strobe for memory and I/O that do not support burst mode. BLAST# informs burst-mode devices that the current access is the last one in a burst transaction. A2 and A3 are cycled to select the address location for each access.

## FUNCTIONAL DESCRIPTION

The following paragraphs provide a detailed description of each functional block in the 85C960  $\mu$ PLD.

### Chip Select Decoder

The Chip Select Decoder, shown in Figure 4, is a high speed, single p-term (product-term) latched decoder circuit with eight inputs (I0–I7) and eight latched outputs. Each output goes low when its associated product term is true. Four of these outputs (CS0#–CS3#) are available externally to be used as device selects. The remaining four outputs (CS4#–CS7#) are available internally so that the 85C960 can provide ready and burst timing for four more device selects. (The actual selects for these four additional devices/resources must be generated by external logic.)

The input to each latch is a single NAND p-term that can be connected to the dedicated inputs. The true

and complements of all inputs (I7–I0) are available to all eight NAND p-terms.

Each intersecting point in the logic array is connected or not connected based on the value programmed in the EPROM array. Initially (EPROM erased state), no connections exist between any p-term and any input. Connections can be made by programming the appropriate EPROM cells. Since p-terms are implemented as NANDs, a true condition on a p-term drives the output low. Current consumption is higher when both true and complement p-terms for the same input are programmed.

Selects are latched on the falling edge of an internal Latch Enable (LE), which is generated from ADS#, DEN#, and CLK2. The proper combination of these signals occurs during an 80960 address state (Ta). Figure 5 shows the relationship of the internal LE and external chip selects to the three signals at the end of a Ta state. All selects are cleared to an inactive high state at the start of a recovery state. (Tr). All eight selects (four external and four internal) are routed to the Wait-State Table.

### Wait State Table

Chip selects, WR (Write/Read), and SW (Subsequent Word) feed the Wait-State Table. Each chip select points to a set of four wait state values while WR and SW determine which of the four values to route to the Ready Generation block (see Figure 6). The four values are grouped into read and write groups with each group having a value for the first access and subsequent access (second through fourth). The four-bit wait-state value is sent to the Ready Generation block (via WS0#–WS3#) to be used as an initial count value. If two selects are active, the resulting count value is the logical bit AND of the two individual values. If more than two selects are active and the individual count values are not the same, the resulting count value is indeterminate. If no select is active, no count value is loaded (and the Ready Generation circuit is disabled).

### Ready Generation

RDY# is high at the start of each burst transaction. The RDY Generator begins to count down from the wait state value, decrementing the counter at the start of each wait state. When the internal counter reaches 0000, RDY# is pulled low (CLK2c during the data state). On the next CLK2c edge (for a wait state), RDY# is released, allowing an external resistor to pull RDY# high. Figure 7 shows the timing for a four-word burst write transaction with 1 wait state for the first access and 0 wait states for the remaining three accesses (Burst Write 1-0-0-0).

RDY# is an open-drain I/O pin, which must be connected to pullup and pulldown resistors as shown in Figure 8. During a wait-state access, RDY# is pulled high to cause the controller to extend the current access so that the memory or peripheral chip has time to present data to the bus (read), or sample data on the bus (write). RDY# is released on the

CLK2a edge of a Tr state. If a Read or Write access occurs without a chip select having been decoded on-chip, the RDY# output buffer is disabled and RDY# is sampled as an input. This allows the 85C960 to cycle A2, A3, and WCLK# to provide burst transaction timing for other bus controllers. RDY# may be OR-tied with other bus controllers so they can access the processor Ready signal.




Figure 4. 85C960 Chip Select Decoder Block




Figure 5. Internal LE and External Chip Select Timing

## Burst Transactions

AD3, AD2 are latched to indicate the starting address of a burst transaction. The 85C960 places these two signals out on A3 and A2, respectively, then cycles the two addresses upward until the last access of the burst. The 85C960 assumes that the processor handles splitting of the burst transaction when a 16-byte boundary is crossed.

AD0 and AD1 specify the size of the burst transfer in double-words as shown in Table 2.

Table 2. AD0-AD1 vs Burst Size

AD1	AD0	No. of Words Transferred
0	0	1
0	1	2
1	0	3
1	1	4

## WCLK#, BLAST# Generation

WCLK# is the write enable signal for writing to non-burst mode memories. When low, address outputs A2 and A3 are valid. Its trailing edge (low-to-high transition) can be used to latch data into non-burst mode memories. WCLK# is only provided during writes; during reads, WCLK# remains high.

BLAST# indicates that the current access is the last access in a burst transaction. BLAST# is used by burst-mode memories to reset internal address counters. BLAST# is not cycled when RDY# is generated off-chip.

## POWER-ON CHARACTERISTICS

85C960 inputs and outputs begin responding 1  $\mu$ s (max.) after  $V_{CC}$  power-up ( $V_{CC} = 4.75V$ ) or after a power-loss/power-up sequence. RESET must be synchronous to CLK2 and must be held high for a minimum of 4 clock cycles after  $V_{CC}$  reaches 4.75 V. After 4 clock cycles, A2 and A3 are high, CS0#-CS3# (and CS4#-CS7#), BLAST#, WCLK# are high, and the open drain RDY# signal is inactive.

Select CS0f #	Write/Read	
	WR = 0 (Read)	WR = 1 (Write)
SW = 0 (First Word)	msb lsb 0000	msb lsb 0000
SW = 1 (Subsequent Word)	msb lsb 0011	msb lsb 0010

msb = most significant bit  
lsb = least significant bit

Figure 6. Example Wait-State Entries for CS0f #

## ERASURE CHARACTERISTICS

Erasure time for the 85C960 is 20 minutes at 12,000  $\mu\text{Wsec}/\text{cm}^2$  with a 2537Å UV lamp.

Erasure characteristics of the device are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 85C960 in approximately two years, while it would take approximately two weeks to erase the device when exposed to direct sunlight. If the device is to be exposed to these lighting conditions for extended periods of time, conductive opaque labels should be placed over the device window to prevent unintentional erasure.

The recommended erasure procedure for the 85C960 is exposure to shortwave ultraviolet light with a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of fifteen (15)  $\text{Wsec}/\text{cm}^2$ . The erasure time with this dosage is approximately 20 minutes using an ultraviolet lamp with a 12,000  $\mu\text{W}/\text{cm}^2$  power rating. The device should be placed within 1 inch of the lamp tubes during exposure. The maximum integrated dose the 85C960 can be exposed to without damage is 7258  $\text{Wsec}/\text{cm}^2$  (1 week at 12,000  $\mu\text{W}/\text{cm}^2$ ). Exposure to high intensity UV light for longer periods may cause permanent damage to the device.

## LATCH-UP IMMUNITY

All of the input, output, and clock pins of the device have been designed to resist latch-up which is inherent in inferior CMOS processes. The 85C960 is designed with Intel's proprietary 1-micron CHMOS EPROM process. Thus, each of the pins will not experience latch-up with currents up to  $\pm 100$  mA and voltages ranging from  $-0.5\text{V}$  to  $(V_{\text{CC}} + 0.5\text{V})$ . The programming pin is designed to resist latch-up to the 13.5V max. device limit.

## DESIGN RECOMMENDATIONS

For proper operation, it is recommended that all input and output pins be constrained to the voltage range  $\text{GND} \leq (V_{\text{IN}} \text{ or } V_{\text{OUT}}) \leq V_{\text{CC}}$ . All unused inputs should be tied high or low to minimize power consumption (do not leave them floating). Unused outputs may be left floating. A high-speed ceramic decoupling capacitor of at least 0.2  $\mu\text{F}$  must be connected directly between the  $V_{\text{CC}}$  and GND pin.

As with all CMOS devices, ESD handling procedures should be used with the 85C960 to prevent damage to the device during programming, assembly, and test.

## FUNCTIONAL TESTING

Since the programmable sections of the 85C960 are controlled by EPROM elements, the device is completely testable during the manufacturing process. Each programmable EPROM bit controlling the internal logic is tested using application independent test patterns. EPROM cells in the device are 100% tested for programming and erasure. After testing, the devices are erased before shipments to the customers. No post-programming tests of the EPROM array are required.

The testability and reliability of EPROM-based programmable logic devices is an important feature over similar devices based on fuse technology. Fuse-based programmable logic devices require a user to perform post-programming tests to insure device functionality. During the manufacturing process, tests on fuse-based parts can only be performed in very restricted ways in order to avoid pre-programming the array.






Figure 7. Burst Write Transaction (1-0-0-0)

4




Figure 8. RDY # Pullup/Pulldown Resistors

## IN-CIRCUIT RECONFIGURATION

The 85C960 allows in-circuit configuration changes after the device has powered up. At power-up, the device is configured according to the information programmed into the EPROM cells. After power-up, new information can be shifted in on select pins to alter device configuration. The new configuration is retained until the device is powered down or until the information is overwritten by another configuration change.

## ORDERING INFORMATION

80960KA/KB Clock Frequency	μPLD Order Code	Package	Operating Range
20 MHz	*D85C960-20	CERDIP	Commercial
	N85C960-20	PLCC	
25 MHz	*D85C960-25	CERDIP	Commercial
	N85C960-25	PLCC	

\*Only windowed CERDIP allows UV-erase.

Note that in-circuit configuration changes allow "on-the-fly" changes to be made, but do not alter EPROM cell data. At the next power-up, the device will be configured according to the original data programmed into the EPROM cells. In-circuit reconfiguration requires additional circuitry external to the 85C960. For details on in-circuit configuration changes, refer to AP-337, *In-Circuit Reconfiguration of 85C960 and 85C508 μPLDs*, order number 292072.

## DESIGN SOFTWARE

Software support is provided by version 2.1 (or later) of iPLS II (Intel Programmable Logic Software II). Programming is supported on the iUP-PC PC-based programmer or iUP-200A/201A Universal Programmer via the GUI base module and the GUI 85EPLD28 programming adaptor.

For detailed information on iPLS II, refer to the iPLDS II Data Sheet, order number: 290134. The tools section of the *Programmable Logic* handbook contains a complete listing of all design tools for Intel EPLDs.

**ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage ( $V_{CC}$ )(1) ..... -2.0V to +7.0V  
 Programming Supply  
 Voltage ( $V_{PP}$ )(1) ..... -2.0V to +13.5V  
 D.C. Input Voltage ( $V_I$ )(1, 2) ... -0.5V to  $V_{CC} + 0.5V$   
 Storage Temperature ( $T_{stg}$ ) ..... -65°C to +150°C  
 Ambient Temperature ( $T_A$ )(3) ..... -10°C to +85°C

**NOTES:**

1. Voltages with respect to GND.
2. Minimum D.C. input is -0.5V. During transitions, the inputs may undershoot to -2.0V or overshoot to +7.0V for periods of less than 20 ns under no load conditions.
3. Under bias. Extended Temperature versions are also available.

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	4.75	5.25	V
$V_{IN}$	Input Voltage	0	$V_{CC}$	V
$V_O$	Output Voltage	0	$V_{CC}$	V
$T_A$	Operating Temperature	0	+70	°C



**D.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ )

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{IH1}^{(4)}$	High Level Input Voltage (All Inputs except for ADS#, AD0–AD3, DEN#, and W/R#)	2.0		$V_{CC} + 0.3$	V	
$V_{IH2}^{(4)}$	High Level Input Voltage for ADS#, AD0–AD3, DEN#, and W/R#	2.2			V	
$V_{IL}^{(4)}$	Low Level Input Voltage	–0.3		0.8	V	
$V_{OH}$	High Level Output Voltage	2.4			V	$I_{OH} = -4.0\text{ mA D.C.},$ $V_{CC} = \text{Min.}$
$V_{OL1}$	Low Level Output Voltage			0.4	V	$I_{OL} = 4.0\text{ mA D.C.}, V_{CC} = \text{Min.},$ $C_L = 30\text{ pF}$
$V_{OL2}$	Low Level Output Voltage for A2, A3			0.45	V	$I_{OL} = 24\text{ mA D.C.}, V_{CC} = \text{Min.},$ $C_L = 60\text{ pF}$
$V_{OL3}$	Low Level Output Voltage for Open Drain (RDY#)			0.5	V	$I_{OL} = 30\text{ mA D.C.}, V_{CC} = \text{Min.},$ $C_L = 30\text{ pF}$
$I_I$	Input Leakage Current			$\pm 10$	$\mu\text{A}$	$V_{CC} = \text{Max.},$ $\text{GND} \leq V_{IN} \leq V_{CC}$
$I_{OZ}$	Output Leakage Current			$\pm 10$	$\mu\text{A}$	$V_{CC} = \text{Max.},$ $\text{GND} \leq V_{OUT} \leq V_{CC}$
$I_{SC}^{(5)}$	Output Short Circuit Current	–30		–90	mA	$V_{CC} = \text{Max.}, V_{OUT} = 0.5\text{V}$
$I_{CC}$	Power Supply Current		10	50	mA	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$ or GND, No Load, CLK2 = 50 MHz


**NOTES:**

4. Absolute values with respect to device GND; all over and undershoots due to system or tester noise are included.

5. Not more than 1 output should be tested at a time. Duration of that test should not exceed 1 second.

**A.C. TESTING LOAD CIRCUIT (RDY#)****A.C. TESTING LOAD CIRCUIT  
(ALL OUTPUTS EXCEPT RDY#)**


### A.C. TESTING WAVEFORM—SYNCHRONOUS INPUTS AND OUTPUTS



290192-10

A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.4V for a Logic "0". CLK2 is driven at 3.0V for a Logic "1" and 0.45V for a Logic "0". Timing Measurements made relative to CLK2 are made from 1.5V on CLK2. Inputs and outputs are measured at 2.0V for a high and 0.8V for a low. Device input rise and fall times are less than 3 ns.

### A.C. TESTING WAVEFORM—ASYNCHRONOUS INPUTS AND OUTPUTS



290192-11

A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.4V for a Logic "0". Input timing is measured at 1.5V for high-to-low and low-to-high transitions. Outputs are measured at 2.0V for a high and 0.8V for a low. Device input rise and fall times are less than 3 ns.


**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ )

Symbol	Parameter	85C960-25		85C960-20		Units
		Min	Max	Min	Max	
$t_1^{(6)}$	Input Setup to CLK2a	12		15		ns
$t_2^{(6)}$	Input Hold from CLK2a	2		2		ns
$t_3$	CLK2a to A2, A3 Valid Delay	0	8	0	10	ns
$t_4$	CLK2c to RDY# Output Low Delay		10		15	ns
$t_5^{(7)}$	CLK2c to RDY# Output High Delay		10		15	ns
$t_6$	CLK2a to CS0# – CS3# High Delay	5	40	5	50	ns
$t_7$	CLK2a to BLAST# Low Delay		20		20	ns
$t_8$	CLK2a to BLAST# High Delay	5		5		ns
$t_9^{(8)}$	CLK2b to WCLK# Low Delay	0	10	0	12	ns
$t_{10}^{(8)}$	CLK2d to WCLK# High Delay	0	10	0	12	ns
$t_{11}^{(9)}$	ADS# Low to CS0# – CS3# Low Delay		10		12	ns
$t_{12}^{(9)}$	CLK2c to CS0# – CS3# Low Delay		12		15	ns
$t_{13}^{(10)}$	I0–I7 Setup to CLK2a	5		7		ns
$t_{14}^{(10)}$	I0–I7 Hold from CLK2a	2		2		ns
$t_{15}^{(11)}$	I0–I7 Valid to CS0# – CS3# Valid Delay – ( $t_{PD}$ )		10		12	ns
$t_{16}$	RDY# Input Setup to CLK2d (Write)	7.5		10		ns
$t_{17}$	RDY# Input Setup to CLK2a (Read)	9		9		ns
$t_{18}$	RDY# Input Hold after CLK2a (Read/Write)	5		10		ns
$t_{19}^{(12)}$	RESET High Setup to CLK2 $\uparrow$	0		0		ns
$t_{20}^{(13)}$	RESET High Hold from CLK2 $\uparrow$	3		3		ns
$t_{21}^{(12)}$	RESET Low Setup to CLK2a	5		5		ns

**NOTES:**

6. Applies to ADS#, DEN#, W/R#, and AD0–AD3. DEN# is high during the entire  $T_a$  state in 80960 KA/KB systems.
7. RDY# is an open-drain output. Specified time includes RDY# output float delay and pull-up/pull-down resistors (Figure 8). RDY# remains low for a minimum of 10 ns at the start of a  $T_r$  state and goes high by CLK2a of the next  $T_x$  state.
8. Minimum WCLK# pulse width is one clock period minus 3 ns. For example, at 25 MHz: 20 ns – 3 ns = a 17 ns minimum WCLK# pulse.
9. Chip Select Decoder latches are transparent flow-through types. Latches open when ADS# is low, DEN# is high, and CLK2 goes high during the middle of a  $T_x$  state (CLK2c). Since DEN# is high during the entire  $T_a$  state in 80960 KA/KB systems, only CLK2c and ADS# are specified.
10. Chip Select Decoder latches are transparent flow-through types. Latches close when ADS# is high or DEN# is low, or when CLK2 goes high at the start of a  $T_x$  state (CLK2a) after the latches have opened. Since ADS# is low and DEN# is high at the end of a  $T_a$  in 80960 KA/KB systems, setup and hold times are specified with reference to CLK2a only.
11. Propagation delay while latches are open (transparent); one output switching (high-to-low).
12. RESET must be held high for a minimum of 4 CLK2 cycles (80960 specifies 41 CLK2 cycles minimum).
13. RESET must hold after the low-to-high transition immediately prior to CLK2a. CLK2a is defined as the first low-to-high transition after RESET goes low.

CLK2 EDGES




CAPACITANCE (T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 5%)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance		6	10	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
C <sub>OUT</sub>	Output Capacitance		6	10	pF	V <sub>OUT</sub> = 0V, f = 1.0 MHz
C <sub>CLK</sub>	CLK2 Capacitance		6	10	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
C <sub>VPP</sub>	V <sub>PP</sub> Pin Capacitance		10	25	pF	V <sub>PP</sub> on Pin 1 (RESET)
C <sub>RDY</sub>	RDY# Capacitance		6	10	pF	V <sub>OUT</sub> = 0V, f = 1.0 MHz

**4 Word Burst Write with 1 Wait State on Each Access**


**RDY # is Generated by the 85C960**  
**(Same Timing for Read Cycle, Except WCLK # Remains High)**




290192-13




# WCLK # TIMING



# I0-I7 AND CS0 #-CS3 # TIMING





#### RESET INPUT TIMING

