

IMI7000 FAMILY

CMOS GATE ARRAY

TELEPHONE: 408 263-6300

TWX: 910 338 2032

FAX: 408 263-6571

525 LOS COCHES STREET

MILPITAS CA 95035

PRODUCT FEATURES

- 1.5 micron CMOS
- Oxide-isolated silicon-gate process
- Dual level metalization
- Fully autoroutable
- 792 to 12,000 2-input NAND equivalents
- Up to 220 I/O connections
- All Inputs and Outputs TTL or CMOS compatible
- Fully supported by IMI's Easygate CAE enhancement software
- Extensive Macro Cell Library available for Daisy and Mentor workstations
- Full MIL-STD 883 screening available
- Wide selection of packages available

PRODUCT DESCRIPTION

The IMI7000 family of gate arrays from International Microcircuits Incorporated is fabricated from an advanced 1.5 micron double metal oxide-isolated CMOS process. This process is unmatched for speed and density, while offering users access to highly integrated logic solutions with the associated system advantages that large integration provides. The IMI7000 series also provides high noise immunity and very low power consumption typical of CMOS. All inputs and outputs may be compatible with either TTL or CMOS logic levels, and are fully protected from electrostatic discharge and latch-up. The size of the family ranges from 800 to 12,000 two-input NAND equivalents and offers up to 220 input or output connections to efficiently solve most applications with the best gate utilization.

IMI also offers complete design support using the powerful Easygate CAE enhancement software. The extensive macro cell library and other IMI proprietary software is available for Daisy or Mentor workstations. Combining this with IMI's internal CAD system offers the user unsurpassed assurance that his design will be integrated quickly and accurately.

PRODUCT SUMMARY							
Part Number	Two Input Gates Equivalents	Total Pads	Dedicated Power Pads	Output Drivers			
IMI7080	792	52	8	44			
IMI7160	1632	78	8	70			
IMI7220	2232	90	8	82			
IMI7340	3432	112	8	104			
IMI7490	4900	136	8	128			
IMI7620	6210	158	8	150			
IMI7800	8000	178	8	170			
IMI712K	12,000	230	8	222			

PRODUCT PACKAGING						
Part Number	Epoxy Dual Inline 22 24 28 40 64	Ceramic Side—Braze Dip	LCC and Pin Grid Array 24 28 32 36 40 44 48 52 56 64 68 84 100 120 132 144 160 180			
IMI7160						
IMI7220						
IMI7340						
IMI7490						
IMI7620						
IMI7800						

IMI7000 FAMILY

MAXIMUM RATINGS

Storage Temperature
Ambient Temperature
Voltage on any pin relative to V_{SS}
Voltage on any pin relative to V_{DD}

 -65° C to $+150^{\circ}$ C

 -55° C to $+125^{\circ}$ C

-0.3V, +7V

+0.3V

These ratings define stress parameters beyond which useful product performance may be impaired. Functional operation of these devices is specified only for subsets of these maximum ratings.

All MOS circuits are susceptible to damage from stress voltages, even where inputs are internally protected. It is suggested that conventional precautions be observed to avoid exposure to excessive voltages during storage, handling, and use.

	OPI	ERATING CHARAC	TER	STI	CS				
Parameter		Condition	TA=+25°C V _{DD} =5.0V		TA = +70°C V _{DD} =4.75V		TA = +125°C V _{DD} =4.5V		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
		$V_{OH} = V_{DD} - 0.1V$	0.7		0.6		0.5		
I _{OH} Output HIGH Current (Note 1)		V _{OH} = 2.4V	8.0		6.0		5.0		
L. Output	LOW Current (Note 1)	$V_{OL} = 0.10V$	1.7		1.3		1.0		mA
I _{OL} Output	LOW Current (Note 1)	$V_{OL} = 0.40V$	8.0		6.0		5.0		
		TTL Input	2.0		2.0	KW.	2.0	10/5	
V _{IH} Input F	IIGH voltage (Note 2)	CMOS Input	3.5		3.5		3.5		
V. Input I	OW Voltage (Note 2)	TTL Input		0.8		0.8		0.8	Volts
V _{IL} Input LOW Voltage (Note 2)		CMOS Input		1.5		1.5		1.5	
h _N Input L	oad Current	$V_{SS} \leq V_{IN} \leq V_{DD}$		±1.0		±1.0		±1.0	
		Active Per Cell Per MHz, typ.	2.0		2.5		3.0		μA
I _{DD} V _{DD} St	ipply Current (Note 3)	Quiescent Per Chip, typ.	5 (5 5)		10		20		
CI Input C	Capacitance (Note 4)	Typical:	4		4		4		pF
CO Output	Capacitance (Note 4)	Typical:	8		8		8		
Output Buffer	Delay	Load = 10 LSTTL +40 pF		6.0	SAT	8.0		10.0	
Inverter Delay		Typical interconnect.	0.52	1.18	0.65	1.47	0.83	1.86	
2-Input NAND Delay		Worst case processing.	0.75	1.54	0.93	1.92	1.18	2.42	
2-Input NOR Delay		Average of both transitions.	0.90	1.76	1.12	2.19	1.41	2.76	
2-Input Exclusive NOR Delay		(Note 5)	2.72	3.38	3.39	4.21	4.28	5.32	ns
	Clock to Q Delay	Maximum Values for	3.45	4.11	4.30	5.12	5.43	6.47	
D-Type D Setup		F.O. = 1 and F.O. = 4	2.20	MY.	2.50		3.00		
Flip-Flop	D Hold		2.20		2.50		3.00		
	Toggle Rate		100		85	1 2-1-	70	1. v. 3/22/2	MHz

Notes

- 1. Output currents indicated are available from a single output driver that actively pulls both high and low. The array can be designed to parallel outputs for more drive or to create special output configurations.
- 2. Users may select, for each interface signal, either CMOS-compatible or TTL-compatible logic levels. TTL interfaces require operation at TTL supply voltages.
- 3. Supply currents are a combination of DC leakage components and AC transient components. At idle or very low operating frequencies, supply current is heavily dominated by simple leakage, and attains extremely low values. Idle currents are only very roughly proportional to the number of gate-cells used. Operating currents include AC components that depend on frequency and on the average number of internal nodes that are changing state. In typical applications it is difficult to exceed the values shown per cell for cumulative logic designs, even at f_{max} operating frequencies.
- Typical values are indicated for interface capacitance, since worst-case values will depend on the particular interface circuit configuration and on the particular package being used.
- 5. Actual internal logic delays depend on a number of factors, including processing parameters, supply voltage, temperature, fanout, and interconnect. The values shown are conservative representations of circuit performance actually experienced across a broad range of applications. Minimum values are stated for a fanout of one, while maximum values are stated for a fanout of four.



G4000 FAMILY

CMOS GATE ARRAY

PRODUCT FEATURES

- Standard Metal-Gate CMOS Technology
- 2V to 15V Power Supplies
- Up to 720 2-input NAND equivalents
- Up to 53 I/O connections
- Inputs and Outputs TTL or CMOS compatible
- All Inputs and Outputs protected from overload and latch-up
- Typical Internal Delays of 60ns at 5V
- Clock rates up to 2MHz at 5V, 6MHz at 15V
- Full MIL-STD 883 screening available
- Wide selection of packages available

PRODUCT DESCRIPTION

Metal-Gate CMOS technology is used in fabrication of the G4000 Master slice family of gate arrays. This provides both high noise immunity and low power consumption plus operation over a power supply range of 2V to 15V. The internal gate delays are typically 60 nsec, allowing use of worst-case clock rates up to 2MHz. All inputs may be compatible with either TTL or CMOS external logic levels, and include extensive protection networks to help prevent damage from static charge accumulation. All inputs and outputs are also protected from latch-up. Output buffers can directly interface either TTL or CMOS logic levels. Each output buffer can drive two LSTTL loads. Additional output drive current can be obtained from paralleling output buffers. Gate complexities range from 90 to 720 2-input NAND equivalents with pin counts ranging from 23 to 53. Full Military screening is also available.

PRODUCT SUMMARY								
Total Two Input Gates Transistors Equivalents		Total Pads	Output Drivers					
340	7 5	23	16					
614	140	29	22					
862	200	35	26					
1174	275	37	30					
1402	330	41	34					
1916	455	47	40					
2202	525	49	42					
2510	600	53	46					
	Total Transistors 340 614 862 1174 1402 1916 2202	Total Transistors Two Input Gates Equivalents 340 75 614 140 862 200 1174 275 1402 330 1916 455 2202 525	Total Transistors Two Input Gates Equivalents Total Pads 340 75 23 614 140 29 862 200 35 1174 275 37 1402 330 41 1916 455 47 2202 525 49					

Part	Epoxy Dual Inline	Ceramic Side—Braze Dip	LCC and Pin Grid Array
Number	8 14 16 18 20 22 24 28 40 64	8 14 16 18 20 24 28 32 40 48 64	16 18 20 24 28 32 36 40 44 48 52 56 64 68 84 100
G4060			
G4112			
G4160			
G4220			
G4264			
G4364			
G4420			
G4480			

G4000 FAMILY

OPERATING CHARACTERISTICS

Storage Temperature
Ambient Temperature
Voltage on any pin relative to V_{SS}
Voltage on any pin relative to V_{DD}

-65°C to +150°C -55°C to +125°C -0.3V, +15V +0.3V

These ratings define stress parameters beyond which useful product performance may be impaired. Functional operation of these devices is specified only for subsets of these maximum ratings.

All MOS circuits are susceptible to damage from stress voltages, even where inputs are internally protected. It is suggested that conventional precautions be observed to avoid exposure to excessive voltages during storage, handling, and use.

		MAXIMUM RAT	NGS						
Parameter		Condition	TA=+25°C V _{DD} =5.0V		TA=+25°C V _{DD} =10.0V		TA = +25°C V _{DD} =15.0V		Unit
			Min.	Max.	Min.	Max.	Mịn.	Max.	1
	JIGU C. TON MAIN IN	$V_{OH} = V_{DD} - 0.4V$	0.1		0.20		0.25		
I _{OH} Output HIGH Current (Note 1)		V _{OH} = 2.4V	1.0		3.0	3.74 3.74 3.74	4.0		mA
L. Output	LOW Current (Note 1)	$V_{OL} = 0.10V$	0.10		0.20		0.25		IIIA
I _{OL} Output LOW Current (Note 1)		$V_{OL} = 0.40V$	0.40		0.80		1.00		
V _{IH} Input HIGH voltage (Note 2)		TTL Input	2.0		2.0		2.0		
V _{IH} Input H	GIT VOIIAGE (VOIE 2)	CMOS Input	3.5		7.0		10.5		\ \ \ - 4 -
V _{IL} Input LOW Voltage (Note 2)		TTL Input		0.8		0.8		0.8	Volts
		CMOS Input		1.5		3.0		4.5	
I _{IN} Input Load Current		$V_{SS} \leq V_{IN} \leq V_{DD}$		±1.0		±1.0		±1.0	
		Active Per Cell Per MHz, typ.	0.5		1.0		1.5		μA
l _{DD} V _{DD} Sul	oply Current (Note 3)	Quiescent Per Chip, typ.	2		4		6		
CI Input Ca	apacitance (Note 4)	Typical:	4		4		4		рF
CO Output	Capacitance (Note 4)	Typical:	6		6		6		
Output Buffer	Delay	Load = 1 LSTTL +20 pF		150		100		75	
Inverter Delay		Typical interconnect.	25	90	15	60	10	45	
2-Input NAND Delay		Worst case processing.	30	110	20	70	15	55	
2-Input NOR Delay		Average of both transitions.	35	120	25	80	20	60	
2-Input Exclusive NOR Delay		(Note 5)	60	210	40	140	30	105	ns
	Clock to Q Delay		65	220	45	150	35	110	
D-Type D:	D Setup		45		30	53	25		
Flip-Flop	D Hold		0		0		0		
	Toggle Rate		2		4		6		MHz

Notes

- 1. Output currents indicated are available from a single output driver that actively pulls both high and low. The array can be designed to parallel outputs for more drive or to create special output configurations.
- 2. Users may select, for each interface signal, either CMOS-compatible or TTL-compatible logic levels. TTL interfaces require operation at TTL supply voltages.
- 3. Supply currents are a combination of DC leakage components and AC transient components. At idle or very low operating frequencies, supply current is heavily dominated by simple leakage, and attains extremely low values. Idle currents are only very roughly proportional to the number of gate-cells used. Operating currents include AC components that depend on frequency and on the average number of internal nodes that are changing state. In typical applications it is difficult to exceed the values shown per cell for cumulative logic designs, even at f_{max} operating frequencies.
- 4. Typical values are indicated for interface capacitance, since worst-case values will depend on the particular interface circuit configuration and on the particular package being used.
- Actual internal logic delays depend on a number of factors, including processing parameters, supply voltage, temperature, fanout, and interconnect. If the component is not part of a documented critical path, additional interconnect may increase the delay. Minimum values are stated for a fanout of one, while maximum values are stated for a fanout of four.