

NDH8505N



Dual N-Channel Enhancement Mode Field Effect Transistor

General Description

SuperSOT™-8 N-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.6A, 30V. $R_{DS(ON)} = 0.16\Omega$ @ $V_{GS} = 10V$
 $R_{DS(ON)} = 0.25\Omega$ @ $V_{GS} = 4.5V$.
- Proprietary SuperSOT™-8 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low $R_{DS(ON)}$.




Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDH8505N	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current –Continuous (Note 1)	1.6	A
	– Pulsed	5	
P_D	Maximum Power Dissipation (Note 1)	0.8	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	156	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS (T _A = 25°C unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μA
I _{GSSF}	Gate –Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate –Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1		3	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 1.6 A			0.16	Ω
		V _{GS} = 4.5 V, I _D = 1.2 A			0.25	
I _{D(on)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	5			A
		V _{GS} = 4.5 V, V _{DS} = 5 V	2			
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I _S	Maximum Continuous Drain-Source Diode Forward Current				0.67	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 0.67 A (Note 2)			1.2	V
Notes:						
1. R _{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R _{θJC} is guaranteed by design while R _{θCA} is determined by the user's board design.						
$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)} @ T_J$						
Typical R _{θJA} using the board layout shown below on 4.5"x5" FR-4 PCB in a still air environment:						
156°C/W when mounted on a 0.0025in ² pad of 2oz copper.						
<div></div>						
Scale 1 : 1 on letter size paper						
2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.						