GD4052B

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION — The 4052B is a Dual 4-Channel Analog Multiplexer/Demultiplexer with common channel select logic. Each Multiplexer/Demultiplexer has four independent inputs/Outputs (Y₀—Y₃) and a Common input/Output (Z). The common channel select logic includes two Address inputs (A₀, A₁) and an active LOW Enable Input (E).

Both multiplexer/demultiplexers contain four bidirectional analog switches, each with one side connected to an Independent Input/Output (Y_0-Y_3) and the other side connected to a Common Input/Output (Z). With the Enable Input LOW, one of the four switches is selected (low impedance, ON state) by the two Address Inputs. With the Enable Input HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 V_{DD} and V_{SS} are the two supply voltage connections for the digital control inputs (A_0, A_1, E) . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs (Y_0-Y_3, Z) can swing between V_{DD} as a positive limit and V_{EE} as a negative limit. $V_{DD}-V_{EE}$ may not exceed 15 V. For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to V_{SS} (typically ground).

DIGITAL OR ANALOG MULTIPLEXER/DEMULTIPLEXER

COMMON ENABLE INPUT (ACTIVE LOW)


PIN NAMES


Y_{0a}-Y_{3a} Y_{0b}-Y_{3b} A₀, A₁ E Independent Inputs/Outputs Independent Inputs/Outputs Address Inputs Enable Input (Active LOW) Common Input/Output

TRUTH TABLE

	INPU	τs	CHANNELS							
Ē	A ₁	A ₀	Y ₀ -Z	Y1-Z	Y ₂ -Z	Y ₃ –Z				
L	L	L	ON	OFF	OFF	OFF				
L	٦	Ŧ	OFF	ON	OFF	OFF				
L	н	L	OFF	OFF	ON	OFF				
٦	Н	Н	OFF	OFF	OFF	ON				
Ŧ	х	X	OFF	OFF	OFF	OFF				

L = LOW Level, H = HIGH Level, X = Don't care





GS CMOS · GD4052B

	PARAMETER		1	LIMITS										
SYMBOL			V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1		
				95	900		55	380		35	210		MIN	
]		1	100	1000		65	500		40	280	Ω	25° C	
RON	ON Resistance	ХC		125	1100		100	600	L	65	340		MAX	V _{IS} = V _{DD} to V _{EE} Note 2
				90	850		50	340		30	190	Ω	MIN	
		XM		100	1000		65	500		40	280		25° C	
			1	150	1150		110	660		70	370		MAX	
•	"A" ON Resis	t-												
ΔRON	ance Between Any			25			10			5		Ω	25°C	Note 2
	Two Channels							1						
	OFF State	xc						800						$\overline{E} = V_{DD}$,
:	Leakage	^									V _{SS} = V _{DD} /2			
	Current, All Channels OFF	хм						80				nA	25 C	V _{IS} = V _{DD} or V _{EE} V _{OS} = V _{EE} or V _{DD}
lz		200						80						
	Any Channel	хс						100						$\overline{E} = V_{SS} = V_{DD}/2$
		XM	-					10			 	1		V _{IS} = V _{DD} or V _{EE}
	OFF													Vos = VEE or VDD
'DD	Quiescent	xc			20 40 150 300	40			80	μА	MIN, 25°C	V _{SS} = V _{EE}		
	Power							600		MAX	All inputs at			
	Supply	хм			5			10			20	μА	MIN, 25°C	V _{DD} or V _{EE}
	Dissipation	(A)			150	!		300			600		MAX	

Notes on following page

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VEE = 0 V, TA = 25°C (See Note 3)

	PARAMETER	LIMITS										
SYMBOL		V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15 V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay, Input to Output		25 10			10 6			6		ns	C _L = 50 pF, R _L = 200 kΩ
tPLH	Propagation Delay,	 	170		 	95	-	 -	80	 		E = V _{SS} = V _{EE} ,
tPHL	Address to Output		210			125			95		ns	A _n or V _{IS} = V _{DD} or V _{EE}
^t PZL	Output Enable Time		185			95			75		ns	C _L = 50 pF, R _L = 1 kΩ
tPZH		-	205			105	<u> </u>	<u> </u>	85	ļ		E or An = VSS = VEE
tPLZ tPHZ	Output Disable Time		1250 1240			1130 1120			1080 1070		ns	V _{is} = V _{DD} or V _{EE} Note 5
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2$, $\overline{E} = V_{EE}$, $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels										MHz	R _L = 1 k Ω ,E = V _{EE} V _{is} = V _{DD} /2 (sine wave)p-p at -40 dB V _{SS} = V _{DD} /2, 20 Log ₁₀
	OFF State Feedthrough					1					MHz	$(V_{DS}/V_{IS}) = -40 \text{ dB}$ $R_L = 1 \text{ k}\Omega, V_{SS} = V_{DD}/2$ $\overline{E} = V_{DD}$ $V_{IS} = V_{DD}/2 \text{ (sine weve) p-p}$ 20 Log10 $(V_{OS}/V_{IS}) = -40 \text{ d}$
^f MAX	ON State Frequency Response		13			40			70		MHz	$R_L = 1 \text{ kg}, \overline{E} = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $V_{SS} = V_{DD}/2$ 20 Log10 ($V_{OS}/V_{OS} @ 1 \text{ kHz}$ = -3 dB

NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 E = V_{SS},R_L = 10 kΩ, any channel selected and V_{SS} = V_{EE} or V_{DD}/2.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- Yig/Vos is the voltage signal at an Input/Output terminal (Y_n/Z_n).
 Vig/Vos is the voltage signal at an Input/Output terminal (Y_n/Z_n).
 Vin = VDD (Square Wave), input transition times ≤ 20 ns
 In certain applications, the current through the external load resistor (R_L) may include both VDD and signal line components. To avoid drawing VDD current when switch current flows into terminals 1, 2, 4, 5, 11, 12, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at T_A ≤ 25°C, or 0.3 V at T_A > 25°C. No VDD current will flow through R_L if the switch current flows into terminals 3 or 13.