






Dual P-Channel Enhancement-Mode MOSFET

V_{DS} – 30V R_{DS(ON)} 53mΩ I_D – 4.9A

TRENCH
GENFET™



New Product



Mounting Pad Layout

Mechanical Data

Case: SO-8 molded plastic body

Terminals: Leads solderable per MIL-STD-750, Method 2026

High temperature soldering guaranteed:
250°C/10 seconds at terminals

Mounting Position: Any

Weight: 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C)	I _D	-4.9 -3.9	A
Pulsed Drain Current	I _{DM}	-30	
Maximum Power Dissipation ⁽¹⁾	P _D	2.0 1.3	W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Junction-to-Ambient Thermal Resistance ⁽¹⁾	R _{θJA}	62.5	°C/W

Note: (1) Surface Mounted on FR4 Board, t ≤ 10 sec.



7/10/01

Dual P-Channel Enhancement-Mode MOSFET

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-30	-	-	V
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = -250\mu\text{A}$	-1.0	-	-3.0	V
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$	-	-	± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}$	-	-	-1.0	μA
		$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$	-	-	-25	
On-State Drain Current ⁽¹⁾	$I_{\text{D(on)}}$	$V_{\text{DS}} \geq -5\text{V}, V_{\text{GS}} = -10\text{V}$	-20	-	-	A
Drain-Source On-State Resistance ⁽¹⁾	$R_{\text{DS(on)}}$	$V_{\text{GS}} = -10\text{V}, I_{\text{D}} = -4.9\text{A}$	-	43	53	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -3.6\text{A}$	-	65	95	
Forward Transconductance ⁽¹⁾	g_{fs}	$V_{\text{DS}} = -15\text{V}, I_{\text{D}} = -4.9\text{A}$	-	10	-	S
Dynamic						
Total Gate Charge	Q_g	$V_{\text{DS}} = -15\text{V}, I_{\text{D}} = -4.9\text{A}, V_{\text{GS}} = -5\text{V}$	-	10	14	nC
Gate-Source Charge	Q_{gs}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}$	-	18	25	
Gate-Drain Charge	Q_{gd}	$I_{\text{D}} = -4.9\text{A}$	-	3.0	-	
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = -15\text{V}, R_{\text{L}} = 15\Omega$	-	4.0	-	
Rise Time	t_r	$I_{\text{D}} \approx -1\text{A}, V_{\text{GEN}} = -10\text{V}$	-	9.0	15	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$	$R_{\text{G}} = 6\Omega$	-	5.0	20	
Fall Time	t_f	$R_{\text{G}} = 6\Omega$	-	55	75	
Input Capacitance	C_{iss}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}$	-	18	25	
Output Capacitance	C_{oss}	$f = 1.0\text{MHz}$	-	860	-	pF
Reverse Transfer Capacitance	C_{rss}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}$	-	120	-	
Source-Drain Diode						
Maximum Diode Forward Current	I_s	—	-	-	-1.7	A
Diode Forward Voltage	V_{SD}	$I_s = -1.7\text{A}, V_{\text{GS}} = 0\text{V}$	-	0.8	-1.2	V

Note: (1) Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves (TA = 25°C unless otherwise noted)

Fig. 1 – Output Characteristics




Fig. 2 – Transfer Characteristics




Fig. 3 – Threshold Voltage vs. Temperature




Fig. 4 – On-Resistance vs. Drain Current





Fig. 5 – On-Resistance vs. Junction Temperature



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 6 – On-Resistance vs. Gate-to-Source Voltage




Fig. 7 – Gate Charge




Fig. 8 – Capacitance





Fig. 9 – Source-Drain Diode Forward Voltage



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Fig. 10 – Breakdown Voltage vs.
Junction Temperature**




Fig. 11 – Thermal Impedance




Fig. 12 – Power vs. Pulse Duration




Fig. 13 – Maximum Safe Operating Area

