






Dual P-Channel Enhancement-Mode MOSFET

$V_{DS} - 30V$ $R_{DS(ON)} 53m\Omega$ $I_D - 4.9A$

TRENCH
GENFET™

New Product



Mechanical Data

Case: SO-8 molded plastic body

Terminals: Leads solderable per MIL-STD-750, Method 2026

High temperature soldering guaranteed: 250°C/10 seconds at terminals

Mounting Position: Any

Weight: 0.5g

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ C$)	I_D	-4.9 -3.9	A
$T_A = 25^\circ C$ $T_A = 70^\circ C$			
Pulsed Drain Current	I_{DM}	-30	
Maximum Power Dissipation ⁽¹⁾	P_D	2.0 1.3	W
$T_A = 25^\circ C$ $T_A = 70^\circ C$			
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$
Maximum Junction-to-Ambient Thermal Resistance ⁽¹⁾	$R_{\theta JA}$	62.5	$^\circ C/W$



Note: (1) Surface Mounted on FR4 Board, $t \leq 10$ sec.

Dual P-Channel Enhancement-Mode MOSFET

Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit	
Static							
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = −250μA	−30	—	—	V	
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = −250μA	−1.0	—	−3.0	V	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	—	—	±100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = −30V, V _{GS} = 0V	—	—	−1.0	μA	
		V _{DS} = −30V, V _{GS} = 0V, T _J = 55°C	—	—	−25		
On-State Drain Current ⁽¹⁾	I _{D(on)}	V _{DS} ≥ −5V, V _{GS} = −10V	−20	—	—	A	
Drain-Source On-State Resistance ⁽¹⁾	R _{DS(on)}	V _{GS} = −10V, I _D = −4.9A	—	43	53	mΩ	
		V _{GS} = −4.5V, I _D = −3.6A	—	65	95		
Forward Transconductance ⁽¹⁾	g _{fs}	V _{DS} = −15V, I _D = −4.9A	—	10	—	S	
Dynamic							
Total Gate Charge	Q _g	V _{DS} = −15V, I _D = −4.9A, V _{GS} = −5V V _{DS} = −15V, V _{GS} = −10V I _D = −4.9A	—	10	14	nC	
Gate-Source Charge			Q _{gs}	—	18		25
Gate-Drain Charge			Q _{gd}	—	3.0		—
Turn-On Delay Time	t _{d(on)}	V _{DD} = −15V, R _L = 15Ω I _D ≈ −1A, V _{GEN} = −10V R _G = 6Ω	—	4.0	—	ns	
Rise Time	t _r		—	9.0	15		
Turn-Off Delay Time	t _{d(off)}		—	5.0	20		
Fall Time	t _f		—	55	75		
Input Capacitance	C _{iss}	V _{DS} = −15V, V _{GS} = 0V f = 1.0MHz	—	860	—	pF	
Output Capacitance	C _{oss}		—	180	—		
Reverse Transfer Capacitance	C _{rss}		—	120	—		
Source-Drain Diode							
Maximum Diode Forward Current	I _S	—	—	—	−1.7	A	
Diode Forward Voltage	V _{SD}	I _S = −1.7A, V _{GS} = 0V	—	0.8	−1.2	V	

Note: (1) Pulse test; pulse width ≤ 300 μs,
duty cycle ≤ 2%



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics




Fig. 2 – Transfer Characteristics




Fig. 3 – Threshold Voltage
vs. Temperature




Fig. 4 – On-Resistance
vs. Drain Current





Fig. 5 – On-Resistance
vs. Junction Temperature



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**




Fig. 7 – Gate Charge






Fig. 8 – Capacitance



**Fig. 9 – Source-Drain Diode
Forward Voltage**



Dual P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 10 – Breakdown Voltage vs. Junction Temperature




Fig. 11 – Thermal Impedance




Fig. 12 – Power vs. Pulse Duration




Fig. 13 – Maximum Safe Operating Area

