



Battery Switch, ESD Protected N-Channel Enhancement-Mode MOSFET Die

V_{DS} 20V R_{DSON} 20mΩ I_D 6.8A

Chip Geometry



**TRENCH
GENFET™
New Product**



Physical Characteristics

- Die size : 2000 x 1200μm (78.8 x 47.2 mils)
- Metalization:
 - Top: Al/Si/Cu
 - Back: Ti/Ni/Ag
- Die thickness: 9 –13 mils
- Bonding Area:
 - Source: As shown
 - Gate: 175 x 175μm
- Recommended Wire Bonding:
 - Source: 2 mil Ø Au wire (5 or more wires preferred)
 - Gate: 2 mil Ø Au wire

Note: More source wires can further improve performance

Features

- Advanced Trench process technology
- High density cell design for ultra-low on-resistance
- ESD protected
- Logic level
- Ideal for Li ion battery pack applications

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GSS}	±12	
Continuous Drain Current ⁽¹⁾	I _D	6.8	A
Pulsed Drain Current	I _{DM}	30	
Maximum Power Dissipation ⁽¹⁾	P _D	1.5 0.96	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C
Junction-to-Ambient Thermal Resistance ⁽¹⁾	R _{θJA}	83	°C/W

Note: (1) Maximum ratings are based on die packaged in a TSSOP-8 Dual Common Drain package. Actual rating can increase (or decrease), depending on actual assembly method used



Battery Switch, ESD Protected N-Channel Enhancement-Mode MOSFET Die

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$	20	—	—	V
Drain-Source On-State Resistance ⁽¹⁾	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = 3.5\text{V}, \text{I}_D = 3.0\text{A}$	—	15	20	$\text{m}\Omega$
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 1\text{mA}$	0.5	0.85	1.5	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = 20\text{V}, \text{V}_{\text{GS}} = 0\text{V}$	—	—	10	μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}} = \pm 12\text{V}, \text{V}_{\text{DS}} = 0\text{V}$	—	—	10	μA
On-State Drain Current ⁽¹⁾	$\text{I}_{\text{D(on)}}$	$\text{V}_{\text{DS}} \geq 5\text{V}, \text{V}_{\text{GS}} = 4.5\text{V}$	20	—	—	A
Forward Transconductance ⁽¹⁾	g_{fs}	$\text{V}_{\text{DS}} = 10\text{V}, \text{I}_D = 6.8\text{A}$	—	20	—	S
Dynamic						
Total Gate Charge	Q_g	$\text{V}_{\text{DS}} = 10\text{V}, \text{V}_{\text{GS}} = 4.5\text{V}$ $\text{I}_D = 6.8\text{A}$	—	16	30	nC
Gate-Source Charge	Q_{gs}		—	2	—	
Gate-Drain Charge	Q_{gd}		—	3.5	—	
Turn-On Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}} = 10\text{V}, \text{R}_L = 10\Omega$ $\text{I}_D \approx 1\text{A}, \text{V}_{\text{GEN}} = 4.5\text{V}$ $\text{R}_G = 6\Omega$	—	450	600	ns
Turn-On Rise Time	t_r		—	650	850	
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		—	4.5	6.0	μs
Turn-Off Fall Time	t_f		—	1.7	2.2	
Input Capacitance ⁽²⁾	C_{iss}	$\text{V}_{\text{GS}} = 0\text{V}$ $\text{V}_{\text{DS}} = 10\text{V}$ $f = 1.0\text{MHz}$	—	1360	—	pF
Output Capacitance ⁽²⁾	C_{oss}		—	220	—	
Reverse Transfer Capacitance ⁽²⁾	C_{rss}		—	130	—	
Source-Drain Diode						
Max. Diode Forward Current	I_s	$\text{I}_s = 1.5\text{A}, \text{V}_{\text{GS}} = 0\text{V}$	—	—	1.5	A
Diode Forward Voltage	V_{SD}		—	—	1.2	V







Note: (1) Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$

(2) For MOSFET portion only



**Ratings and
Characteristic Curves** ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Battery Switch, ESD Protected
N-Channel Enhancement-Mode MOSFET Die**



**Ratings and
Characteristic Curves** ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Battery Switch, ESD Protected
N-Channel Enhancement-Mode MOSFET Die**

Fig. 7 – Gate Charge





Fig. 9 – Power vs. Pulse Duration



**Fig. 8 – Source-Drain Diode
Forward Voltage**




Fig. 10 – Maximum Safe Operating Area

