



Battery Switch, ESD Protected N-Channel Enhancement-Mode MOSFET Die

V_{DS} 20V $R_{DS(ON)}$ 20m Ω I_D 6.8A

Chip Geometry



TRENCH
GENFET™
New Product



Physical Characteristics

- Die size : 2000 x 1200µm (78.8 x 47.2 mils)
- Metalization:
 - Top: Al/Si/Cu
 - Back: Ti/Ni/Ag
- Metal Thickness:
 - Top: 3.0µm
 - Back: 1.4µm
- Die thickness: 9 –13 mils
- Bonding Area:
 - Source: As shown
 - Gate: 175 x 175µm
- Recommended Wire Bonding:
 - Source: 2 mil $\varnothing$ Au wire (5 or more wires preferred)
 - Gate: 2 mil $\varnothing$ Au wire

Note: More source wires can further improve performance

Features

- Advanced Trench process technology
- High density cell design for ultra-low on-resistance
- ESD protected
- Logic level
- Ideal for Li ion battery pack applications

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current ⁽¹⁾	I_D	6.8	A
Pulsed Drain Current	I_{DM}	30	
Maximum Power Dissipation ⁽¹⁾	$T_A = 25^\circ\text{C}$ $T_A = 70^\circ\text{C}$	1.5	W
		0.96	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Junction-to-Ambient Thermal Resistance ⁽¹⁾	$R_{\theta JA}$	83	$^\circ\text{C/W}$



Note: (1) Maximum ratings are based on die packaged in a TSSOP-8 Dual Common Drain package. Actual rating can increase (or decrease), depending on actual assembly method used

Battery Switch, ESD Protected N-Channel Enhancement-Mode MOSFET Die

Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	20	–	–	V
Drain-Source On-State Resistance ⁽¹⁾	R _{DS(on)}	V _{GS} = 3.5V, I _D = 3.0A	–	15	20	mΩ
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 1mA	0.5	0.85	1.5	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V	–	–	10	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±12V, V _{DS} = 0V	–	–	10	μA
On-State Drain Current ⁽¹⁾	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 4.5V	20	–	–	A
Forward Transconductance ⁽¹⁾	g _{fs}	V _{DS} = 10V, I _D = 6.8A	–	20	–	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = 10V, V _{GS} = 4.5V I _D = 6.8A	–	16	30	nC
Gate-Source Charge	Q _{gs}		–	2		
Gate-Drain Charge	Q _{gd}		–	3.5		
Turn-On Delay Time	t _{d(on)}	V _{DD} = 10V, R _L = 10Ω I _D ≈ 1A, V _{GEN} = 4.5V R _G = 6Ω	–	450	600	ns
Turn-On Rise Time	t _r		–	650	850	
Turn-Off Delay Time	t _{d(off)}		–	4.5	6.0	μs
Turn-Off Fall Time	t _f		–	1.7	2.2	
Input Capacitance ⁽²⁾	C _{iss}	V _{GS} = 0V		1360		pF
Output Capacitance ⁽²⁾	C _{oss}	V _{DS} = 10V		220		
Reverse Transfer Capacitance ⁽²⁾	C _{rss}	f = 1.0MHz		130		
Source-Drain Diode						
Max. Diode Forward Current	I _S				1.5	A
Diode Forward Voltage	V _{SD}	I _S = 1.5A, V _{GS} = 0V	–	–	1.2	V

Note: (1) Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%
(2) For MOSFET portion only



Ratings and Characteristic Curves

($T_A = 25^\circ\text{C}$ unless otherwise noted)

Battery Switch, ESD Protected N-Channel Enhancement-Mode MOSFET Die

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**




**Fig. 4 – On-Resistance vs.
Drain Current**



**Fig. 5 – On-Resistance vs.
Junction Temperature**




**Fig. 6 – On-Resistance vs.
Gate-to-Source Voltage**



**Ratings and
Characteristic Curves** ($T_A = 25^\circ\text{C}$ unless otherwise noted)

**Battery Switch, ESD Protected
N-Channel Enhancement-Mode MOSFET Die**

Fig. 7 – Gate Charge



**Fig. 8 – Source-Drain Diode
Forward Voltage**




Fig. 9 – Power vs. Pulse Duration




Fig. 10 – Maximum Safe Operating Area

