



N-Channel Enhancement-Mode MOSFET Die

V_{DS} 20V $R_{DS(ON)}$ 30m Ω I_D 6.0A

Chip Geometry



**TRENCH
GENFET™**
New Product



Physical Characteristics

- Die size : 1800 x 1120 μ m (70.9 x 44.1 mils)
- Metalization:
Top: Al/Si/Cu
Back: Ti/Ni/Ag
- Metal Thickness:
Top: 3.0 μ m
Back: 1.4 μ m
- Die thickness: 9 - 13 mils
- Bonding Area:
Source: Full metalized surface of source region
Gate: 181 x 181 μ m
- Recommended Wire Bonding:
Source: 2 mil $\varnothing$ Au wire (3 or more wires preferred)
Gate: 2 mil $\varnothing$ Au wire

Note: More source wires can further improve performance

Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Fast Switching
- High temperature soldering in accordance with CECC802/Reflow guaranteed
- Logic Level
- Ideal for Li ion battery pack applications

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 10	
Continuous Drain Current $T_J = 150^\circ\text{C}^{(1)}$	I_D	6.0	A
$T_A = 25^\circ\text{C}$		4.8	
Pulsed Drain Current	I_{DM}	20	
Continuous Source Current (Diode Conduction) ⁽¹⁾	I_S	1.7	
Maximum Power Dissipation ⁽¹⁾	P_D	2.0	W
$T_A = 25^\circ\text{C}$ $T_A = 70^\circ\text{C}$		1.3	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Maximum Junction-to-Ambient ⁽¹⁾ Thermal Resistance	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

Note: Maximum ratings are based on die packaged in a SO-8 Dual package. Actual rating can increase (or decrease), depending on actual assembly method used

N-Channel Enhancement-Mode MOSFET Die



Electrical Characteristics (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	20	—	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.6	—	—	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±8V	—	—	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V	—	—	1	μA
		V _{DS} =20V, V _{GS} =0V, T _J =55°C	—	—	5	
On-State Drain Current ⁽²⁾	I _{D(on)}	V _{DS} ≥ 5V, V _{GS} = 4.5V	20	—	—	A
Drain-Source On-State Resistance ⁽²⁾	R _{DS(on)}	V _{GS} = 4.5V, I _D = 6A	—	22	30	mΩ
		V _{GS} = 2.5V, I _D = 5.2A	—	28	40	
Forward Transconductance ⁽²⁾	g _{fs}	V _{DS} = 10V, I _D = 6A	—	24	—	S
Dynamic						
Total Gate Charge	Q _g	V _{DS} = 10V, V _{GS} = 4.5V I _D = 6A	—	13	40	nC
Gate-Source Charge	Q _{gs}		—	2.2	—	
Gate-Drain Charge	Q _{gd}		—	3	—	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 10V, R _L = 10Ω I _D ≈ 1A, V _{GEN} = 4.5V R _G = 6Ω	—	11	60	ns
Rise Time	t _r		—	15	140	
Turn-Off Delay Time	t _{d(off)}		—	43	140	
Fall Time	t _f		—	22	60	
Input Capacitance	C _{iss}	V _{GS} = 0V	—	1240	—	pF
Output Capacitance	C _{oss}	V _{DS} = 10V	—	200	—	
Reverse Transfer Capacitance	C _{rss}	f = 1.0MHz	—	120	—	
Source-Drain Diode						
Diode Forward Voltage ⁽²⁾	V _{SD}	I _S = 1.7A, V _{GS} = 0V	—	0.7	1.3	V
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 1.7A, di/dt = 100A/μs	—	—	100	ns

Notes:

(1) Surface mounted on FR4 board, t ≤ 10 sec.

(2) Pulse test; pulse width ≤ 300 μs,
duty cycle ≤ 2%



N-Channel Enhancement-Mode MOSFET Die

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**




**Fig. 4 – On-Resistance
vs. Drain Current**



**Fig. 5 – On-Resistance
vs. Junction Temperature**



**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**



N-Channel Enhancement-Mode MOSFET Die

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge






Fig. 8 – Capacitance



**Fig. 9 – Source-Drain Diode
Forward Voltage**



**Fig. 10 – Breakdown Voltage vs.
Junction Temperature**

