# Low Voltage Single Supply SPDT Analog Switch

The NLAS4599 is an advanced high speed CMOS single pole – double throw analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This switch controls analog and digital voltages that may vary across the full power–supply range (from  $V_{CC}$  to GND).

The device has been designed so the ON resistance  $(R_{ON})$  is much lower and more linear over input voltage than  $R_{ON}$  of typical CMOS analog switches.

The channel select input is compatible with standard CMOS outputs.

The channel select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

- Channel Select Input Over-Voltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break-Before-Make Circuitry
- Low Power Dissipation:  $I_{CC} = 2 \mu A \text{ (Max)}$  at  $T_A = 25 \text{°C}$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; MM > 200 V
- Chip Complexity: 38 FETs




Figure 1. Pin Assignment




Figure 2. Logic Symbol




#### ON Semiconductor™

http://onsemi.com

#### MARKING DIAGRAMS

SOT-23/TSOP-6/SC-59 DT SUFFIX CASE 318G







#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section of this data sheet.

#### **FUNCTION TABLE**

Select	ON Channel
L	NC
Н	NO

#### **ABSOLUTE MAXIMUM RATINGS** (Note 1.)

Maximum ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		-0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage (V <sub>NO</sub> or V <sub>COM</sub> )		$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
V <sub>IN</sub>	Digital Select Input Voltage		$-0.5 \le V_1 \le +7.0$	V
I <sub>IK</sub>	DC Current, Into or Out of Any Pin		±50	mA
$P_{D}$	Power Dissipation in Still Air	SC-88 TSOP6	200 200	mW
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1mm from Case for 10 seconds		260	°C
TJ	Junction Temperature Under Bias		150	°C
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2.) Machine Model (Note 3.) Charged Device Model (Note 4.)	2000 200 N/A	V
I <sub>LATCH</sub> -UP	Latch–Up Performance	Above V <sub>CC</sub> and Below GND at 125°C (Note 5.)	±300	mA
$\theta_{\sf JA}$	Thermal Resistance	SC-88 TSOP6	333 333	°C/W

<sup>1.</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

- 2. Tested to EIA/JESD22-A114-A
- 3. Tested to EIA/JESD22-A115-A
- 4. Tested to JESD22-C101-A
- 5. Tested to EIA/JESD78

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	Digital Select Input Voltage		GND	5.5	V
V <sub>IS</sub>	Analog Input Voltage (NC, NO, COM)	GND	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time, SELECT $ V_{CC} = 3.3 \text{ V} $ $ V_{CC} = 5.0 \text{ V} $	<u>+</u> 0.3 V <u>+</u> 0.5 V	0	100 20	ns/V

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

### DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

				Gua	aranteed Lim	nit	
Symbol	Parameter	Condition	V <sub>CC</sub>	–55 to 25°C	<85°C	<125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Select Inputs		2.0 2.5 3.0 4.5 5.5	1.5 1.9 2.1 3.15 3.85	1.5 1.9 2.1 3.15 3.85	1.5 1.9 2.1 3.15 3.85	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Select Inputs		2.0 2.5 3.0 4.5 5.5	0.5 0.6 0.9 1.35 1.65	0.5 0.6 0.9 1.35 1.65	0.5 0.6 0.9 1.35 1.65	V
I <sub>IN</sub>	Maximum Input Leakage Current, Select Inputs	V <sub>IN</sub> = 5.5 V or GND	0 V to 5.5 V	<u>+</u> 0.1	<u>+</u> 1.0	<u>+</u> 1.0	μА
I <sub>CC</sub>	Maximum Quiescent Supply Current	Select and $V_{IS} = V_{CC}$ or GND	5.5	1.0	1.0	2.0	μΑ

### DC ELECTRICAL CHARACTERISTICS – Analog Section

				Gua	aranteed Lim	nit	
Symbol	Parameter	Condition	V <sub>CC</sub>	–55 to 25°C	<85°C	<125°C	Unit
R <sub>ON</sub>	Maximum "ON" Resistance (Figures 17 – 23)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \text{GND to } V_{CC}$ $I_{IN}I \leq 10.0 \text{ mA}$	2.5 3.0 4.5 5.5	85 45 30 25	95 50 35 30	105 55 40 35	Ω
R <sub>FLAT</sub> (ON)	ON Resistance Flatness (Figures 17 – 23)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{IN}I \le 10.0 \text{ mA}$ $V_{IS} = 1V, 2V, 3.5V$	4.5	4	4	5	Ω
ΔR <sub>ON</sub> (ON)	ON Resistance Match Between Channels	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{IN}I \le 10.0 \text{ mA}$ $V_{NO} \text{ or } V_{NC} = 3.5 \text{ V}$	4.5	2	2	3	Ω
I <sub>NC(OFF)</sub> I <sub>NO(OFF)</sub>	NO or NC Off Leakage Current (Figure 9)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{NO} \text{ or } V_{NC} = 1.0 \text{ V}_{COM} 4.5 \text{ V}$	5.5	1	10	100	nA
I <sub>COM(ON)</sub>	COM ON Leakage Current (Figure 9)	$\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NC} \\ &\text{floating or} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NO} \\ &\text{floating} \\ &V_{COM} = 1.0 \text{ V or 4.5 V} \end{split}$	5.5	1	10	100	nA

#### AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ ns}$ )


					Guaranteed Max Limit			nit				
			V <sub>CC</sub>	V <sub>IS</sub>	-5	5 to 25	°C	<8	<85°C <125°C			
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Тур*	Max	Min	Max	Min	Max	Unit
t <sub>ON</sub>	Turn-On Time (Figures 12 and 13)	$R_L = 300 \Omega$ , $C_L = 35 pF$ (Figures 5 and 6)	2.5 3.0 4.5 5.5	2.0 2.0 3.0 3.0	5 5 2 2	23 16 11 9	28 21 16 14	5 5 2 2	30 25 20 20	5 5 2 2	30 25 20 20	ns
t <sub>OFF</sub>	Turn-Off Time (Figures 12 and 13)	$R_L = 300 \Omega$ , $C_L = 35 pF$ (Figures 5 and 6)	2.5 3.0 4.5 5.5	2.0 2.0 3.0 3.0	1 1 1	7 5 4 3	12 10 9 8	1 1 1 1	15 15 12 12	1 1 1	15 15 12 12	ns
t <sub>BBM</sub>	Minimum Break-Before-Make Time	$V_{IS} = 3.0 \text{ V (Figure 4)}$ $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$	2.5 3.0 4.5 5.5	2.0 2.0 3.0 3.0	1 1 1 1	12 11 6 5		1 1 1 1		1 1 1 1		ns

<sup>\*</sup>Typical Characteristics are at 25  $^{\circ}$  C.

		Typical @ 25, VCC = 5.0 V	
C <sub>IN</sub>	Maximum Input Capacitance, Select Input	8	pF
C <sub>NO</sub> or C <sub>NC</sub>	Analog I/O (switch off)	10	
C <sub>COM</sub>	Common I/O (switch off)	10	
C <sub>(ON)</sub>	Feedthrough (switch on)	20	

### ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			Vcc	Typical	
Symbol	Parameter	Condition	٧	25°C	Unit
BW	Maximum On–Channel –3dB Bandwidth or Minimum Frequency Response (Figure 10)	V <sub>IN</sub> = 0 dBm V <sub>IN</sub> centered between V <sub>CC</sub> and GND (Figure 7)	3.0 4.5 5.5	170 200 200	MHz
V <sub>ONL</sub>	Maximum Feedthrough On Loss	$V_{IN}$ = 0 dBm @ 100 kHz to 50 MHz $V_{IN}$ centered between $V_{CC}$ and GND (Figure 7)	3.0 4.5 5.5	-2 -2 -2	dB
V <sub>ISO</sub>	Off-Channel Isolation (Figure 10)	$ f = 100 \text{ kHz}; V_{IS} = 1 \text{ V RMS} $ $V_{IN} \text{ centered between } V_{CC} \text{ and GND} $ $(\text{Figure 7}) $	3.0 4.5 5.5	-93 -93 -93	dB
Q	Charge Injection Select Input to Common I/O (Figure 15)	$\begin{aligned} &V_{IN} = V_{CC~to}~GND,~F_{IS} = 20~kHz\\ &t_r = t_f = 3~ns\\ &R_{IS} = 0~\Omega,~C_L = 1000~pF\\ &Q = C_L * \Delta V_{OUT}\\ &(Figure~8) \end{aligned}$	3.0 5.5	1.5 3.0	pC
THD	Total Harmonic Distortion THD + Noise (Figure 14)	$F_{IS}$ = 20 Hz to 100 kHz, $R_L$ = Rgen = 600 Ω, $C_L$ = 50 pF $V_{IS}$ = 5.0 $V_{PP}$ sine wave	5.5	0.1	%







Figure 4. t<sub>BBM</sub> (Time Break–Before–Make)







Figure 5. t<sub>ON</sub>/t<sub>OFF</sub>







Figure 6. t<sub>ON</sub>/t<sub>OFF</sub>



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{\text{ISO}}$ , Bandwidth and  $V_{\text{ONL}}$  are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left( \frac{\text{VOUT}}{\text{VIN}} \right) \text{ for V}_{IN} \text{ at } 100 \text{ kHz} \\ &V_{ONL} = \text{On Channel Loss} = 20 \text{ Log } \left( \frac{\text{VOUT}}{\text{VIN}} \right) \text{ for V}_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V<sub>ONL</sub>

Figure 7. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>




Figure 8. Charge Injection: (Q)




Figure 9. Switch Leakage vs. Temperature




Figure 10. Bandwidth and Off-Channel Isolation




Figure 11. Phase vs. Frequency




Figure 12.  $t_{ON}$  and  $t_{OFF}$  vs.  $V_{CC}$  at 25°C




Figure 13.  $t_{ON}$  and  $t_{OFF}$  vs. Temp




Figure 14. Total Harmonic Distortion Plus Noise vs. Frequency






Figure 15. Charge Injection vs. COM Voltage



100  $V_{CC} = 2.0 \text{ V}$ 80 60  $R_{ON}\left( \Omega\right)$  $V_{CC} = 2.5 V$ 40  $V_{CC} = 3.0 \text{ V}$  $V_{CC} = 4.0 \text{ V}$ 20 V<sub>CC</sub> = 5.5 V 0.0 1.0 2.0 3.0 4.0 5.0 6.0 V<sub>IS</sub> (VDC)

Figure 16.  $I_{CC}$  vs. Temp,  $V_{CC}$  = 3 V & 5 V

Figure 17. R<sub>ON</sub> vs. V<sub>CC</sub>, Temp = 25°C







Figure 18.  $R_{ON}$  vs Temp,  $V_{CC} = 2.0 \text{ V}$ 

Figure 19.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 2.5 V







Figure 20.  $R_{ON}$  vs. Temp,  $V_{CC} = 3.0 \text{ V}$ 

Figure 21.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 4.5 V






Figure 22.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 5.0 V

Figure 23.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 5.5 V

#### **DEVICE ORDERING INFORMATION**

	Device Nomenclature							
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type (Name/SOT#/ Common Name)	Tape and Reel Size	
NLAS4599DFT2	NL	AS	4599	DF	T2	SC-70 / SC-88 / SOT-363	178 mm (7") 3000 Unit	
NLAS4599DTT1	NL	AS	4599	DT	T1	SOT-23 / TSOP-6 / SC-59	178 mm (7") 3000 Unit	




Figure 24. Carrier Tape Specifications

#### EMBOSSED CARRIER DIMENSIONS (See Notes 1. and 2.)

Tape Size	B <sub>1</sub> Max	D	D <sub>1</sub>	E	F	К	Р	P <sub>0</sub>	P <sub>2</sub>	R	т	w
8 mm	4.35 mm	1.5 +0.1/	1.0 mm	1.75	3.5	2.4 mm	4.0	4.0	2.0	25 mm	0.3	8.0
	(0.171")	-0.0 mm	Min	+0.1 mm	+0.5 mm	(0.094")	+0.10 mm	+0.1 mm	+0.1 mm	(0.98")	+0.05 mm	+0.3 mm
		(0.059	(0.039")	(0.069	(1.38		(0.157	(0.156	(0.079		(0.01	(0.315
		+0.004/		+0.004")	+0.002")		+0.004")	+0.004")	+0.002")		+0.0038/	+0.012")
		-0.0")									-0.0002")	

Metric Dimensions Govern–English are in parentheses for reference only.
 A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity.




Figure 25. Reel Dimensions

#### **REEL DIMENSIONS**

Tape Size	T&R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm	8.4 mm, +1.5 mm, -0.0	14.4 mm
		(7")	(0.33" + 0.059", -0.0)	(0.56")




Figure 26. Reel Winding Direction




Figure 27. Tape Ends for Finished Goods




Figure 28. DFT2 and DFT4 (SC88) Reel Configuration/Orientation





Figure 29. DTT1 and DTT3 (TSOP6) Reel Configuration/Orientation

#### **PACKAGE DIMENSIONS**


#### SOT-23/TSOP-6/SC-59 **DT SUFFIX**

CASE 318G-02 ISSUE G



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

MAX 3.10	MIN	MAX
3.10		
	0.1142	0.1220
1.70	0.0512	0.0669
1.10	0.0354	0.0433
0.50	0.0098	0.0197
1.05	0.0335	0.0413
0.100	0.0005	0.0040
0.26	0.0040	0.0102
0.60	0.0079	0.0236
1.55	0.0493	0.0610
10°	0 °	10°
3.00	0.0985	0.1181
	1.70 1.10 0.50 1.05 0.100 0.26 0.60 1.55 10°	1.70 0.0512 1.10 0.0354 0.50 0.0098 1.05 0.335 0.100 0.0005 0.26 0.0040 0.60 0.0079 1.55 0.0493 10° 0°





#### SC-70/SC-88/SOT-363 **DF SUFFIX** CASE 419B-01


## ISSUE G


- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20
V	0.012	0.016	0.30	0.40









### **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.