

## NM93C46XLZ

# 1024-Bit Serial EEPROM for Extra Low Voltage Operation (MICROWIRE™ Bus Interface)

## General Description


The NM93C46XLZ device is 1024 bits of CMOS non-volatile electrically erasable memory divided into 64 16-bit registers. It is fabricated using National Semiconductor's floating-gate CMOS process for high reliability and low power consumption. These memory devices are available in an SO package for small space considerations.

The serial interface that operates these EEPROMs is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The ready/busy status is available on the DO pin during programming.

## Features

- Less than 1.0  $\mu$ A standby current
- 1.8V to 4.0V operation in read/write mode
- Typical active current of 400  $\mu$ A
- Direct write: No erase before program
- Reliable CMOS floating gate technology
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status indication during programming mode
- 40 years data retention
- Endurance:  $10^6$  data changes
- Packages available: 8-pin SO, 8-pin DIP

## Block Diagram




TL/D/11943-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation  
MICROWIRE™ is a trademark of National Semiconductor Corporation

Connection Diagrams


Dual-In-Line Package (N)  
and 8-Pin SO (M8)



TL/D/11943-2

Top View  
See NS Package Number  
N08E and M08A

Alternate SO Pinout (TM8)



TL/D/11943-11

See NS Package Number M08A

Pin Names

Pin	Description
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
V <sub>CC</sub>	Power Supply

Ordering Information

Commercial Temp. Range (0°C to +70°C)

Order Number
NM93C46XLZN
NM93C46XLZM8/NM93C46XLZTM8

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltage with Respect to Ground	+6.5V to -0.3V
Lead Temp. (Soldering, 10 sec.)	+300°C
ESD Rating	2000V

**Operating Conditions**

Ambient Operating Temperature	0°C to +70°C
NM93C46XL	
Power Supply ( $V_{CC}$ ) Range	
ERAL/WRALL Operation	3.0V to 4.0V
All Other Modes (Note 6)	1.8V to 4.0V

**DC and AC Electrical Characteristics:**  $1.8V < V_{CC} < 4.0V$ 

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{CCA}$	Operating Current	$CS = V_{IH}$ , SK = 250 kHz		0.4	1	mA
$I_{CCS}$	Standby Current	$CS = 0V$		0.5	1	$\mu A$
$I_{IL}$ $I_{OL}$	Input Leakage Output Leakage	$V_{IN} = 0V$ to $V_{CC}$ (Note 3)			$\pm 200$	$\mu A$
$V_{IL}$ $V_{IH}$	Input Low Voltage Input High Voltage		-0.1 $0.8 V_{CC}$		0.15 $V_{CC}$	V
$V_{OL}$ $V_{OH}$	Output Low Voltage Output High Voltage	$I_{OL} = 10 \mu A$ $I_{OH} = -10 \mu A$	$0.8 V_{CC}$		0.2	V
f <sub>SK</sub>	SK Clock Frequency	(Note 4)	0		250	kHz
t <sub>SKH</sub>	SK High Time		1			$\mu s$
t <sub>SKL</sub>	SK Low Time		1			$\mu s$
t <sub>SKS</sub>	SK Setup Time		0.4			$\mu s$
t <sub>CS</sub>	Minimum CS Low Time	(Note 2)	1			$\mu s$
t <sub>CSS</sub>	CS Setup Time		0.2			$\mu s$
t <sub>DH</sub>	DO Hold Time		70			ns
t <sub>DIS</sub>	DI Setup Time		0.4			$\mu s$
t <sub>CSH</sub>	CS Hold Time		0			$\mu s$
t <sub>DIH</sub>	DI Hold Time		0.4			$\mu s$
t <sub>PD1</sub>	Output Delay to "1"				2	$\mu s$
t <sub>PD0</sub>	Output Delay to "0"				2	$\mu s$
t <sub>SV</sub>	CS to Status Valid				1	$\mu s$
t <sub>DF</sub>	CS to DO in TRI-STATE®	$CS = V_{IL}$			0.4	$\mu s$
t <sub>WP</sub>	Write Cycle Time			100	150	ms

## AC Test Conditions

Output Load: 1 TTL Gate and  $C_L = 100 \text{ pF}$

V <sub>CC</sub> Range	AC Test Conditions
1.8V < V <sub>CC</sub> < 4.0V	Input Pulse Levels
	Timing Measurement Level (V <sub>IL</sub> /V <sub>IH</sub> )
	Timing Measurement Level (V <sub>OL</sub> /V <sub>OH</sub> )
	(CMOS Load Condition: I <sub>OL</sub> = 10 $\mu\text{A}$ , I <sub>OH</sub> = -10 $\mu\text{A}$ )

**Note 1:** Stress ratings above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** CS (Chip Select) must be brought low (to V<sub>IL</sub>) for an interval of t<sub>CS</sub> in order to reset all internal device registers (device reset) prior to beginning another opcode cycle (This is shown in the opcode diagrams on the following pages).

**Note 3:** Typical leakage values are in the 20 nA range.

**Note 4:** The shortest allowable SK clock period =  $1/f_{SK}$  (as shown under the f<sub>SK</sub> parameter). Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC parameters stated in the datasheet. Within this SK period, both t<sub>SKH</sub> and t<sub>SKL</sub> limits must be observed. Therefore, it is not allowable to set  $1/f_{SK} = t_{SKH\text{minimum}} + t_{SKL\text{minimum}}$  for shorter SK cycle time operation.

**Note 5:** LOW VOLTAGE OPERATION: All functional codes are guaranteed over the specified V<sub>CC</sub> range (as shown in the Operating Conditions and DC/AC Electrical Characteristics) EXCEPT the ERAL and WRALL bulk programming modes. These bulk programming commands, which reprogram the entire array, are only guaranteed for the operating range shown on page 3.

## Functional Description

The NM93C46XLZ device has 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bits in the interface sequence. The next 8 bits carry the op code and the 6-bit address for register selection.

All Data-In signals are clocked into the device on the low-to-high SK transition.

**Read (READ):** The READ instruction outputs serial data on the DO pin. After the READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

**Erase/Write Enable (WEN):** When V<sub>CC</sub> is applied to the part, it powers up in the Erase/Write Disable (WDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (WEN) instruction. Once an Erase/Write Enable instruction is executed programming remains enabled until an Erase/Write Disable (WDS) instruction is executed or until V<sub>CC</sub> is completely removed from the part.

**Erase (ERASE):** The ERASE instruction will program all bits in the specified register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip if CS is brought high after an interval of t<sub>CS</sub>. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

**Write (WRITE):** The WRITE instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after an interval of t<sub>CS</sub>. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

**Erase All (ERAL):** The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after an interval of t<sub>CS</sub>.

**Write All (WRALL):** The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after an interval of t<sub>CS</sub>.

**Erase/Write Disable (WDS):** To protect against accidental data disturb, the (WDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.


**Note:** The NM93C46XLZ devices do not require an "ERASE" or "ERASE ALL" prior to the "WRITE" or "WRITE ALL" instructions.

# Instruction Set for the NM93C46XLZ

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5-A0		Read data stored in memory, at specified address
WEN	1	00	11XXXX		Enables all programming modes
WDS	1	00	00XXXX		Disables all programming modes
ERASE	1	11	A5-A0		Erase selected register
WRITE	1	01	A5-A0	D15-D0	Writes selected register
ERALL	1	00	10XXXX		Erases all registers
WRALL	1	00	01XXXX	D15-D0	Writes all registers


## Timing Diagrams

Synchronous Data Timing




TL/D/11943-3

READ




TL/D/11943-4

WEN




TL/D/11943-5


# Timing Diagrams (Continued)



TL/D/11943-6




TL/D/11943-7




TL/D/11943-8

## Timing Diagrams (Continued)




TL/D/11943-9



TL/D/11943-10

### Physical Dimensions inches (millimeters)



**8-Lead Molded Package, Small Outline (M8)  
Order Number NM93C46XLZM8  
NS Package Number M08A**



## LIFE SUPPORT POLICY

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 <b>National Semiconductor Corporation</b> 2900 Semiconductor Drive P.O. Box 58060 Santa Clara, CA 95052-8080 Tel (800) 772-8959 TWX (916) 238-9240	<b>National Semiconductor GmbH</b> Industriestrasse 10 D-82256 Fürstenfeldbruck Germany Tel (0-81-41) 103-0 Telex: 527699 Fax (0-81-41) 10-35-06	<b>National Semiconductor Japan Ltd.</b> Sumitomo Chemical Engineering Center Bldg 777 1-7-1, Nakase, Mihama-Ku Chiba-City Cba Prefecture 261 Tel (043) 280-2300 Fax: (043) 299-2500	<b>National Semiconductor Hong Kong Ltd.</b> 13th Floor, Straight Block Ocean Centre, 5 Canton Rd Tsim Sha Tsui, Kowloon Hong Kong Tel (852) 737-1600 Telex: 51292 NSHKL Fax: (852) 735-8960	<b>National Semicondutores Do Brasil Ltda.</b> Rua Deputado Lauro 120-3A São Paulo-SP Brazil 05418-000 Tel (55-11) 212-5068 Telex: 391-113191 NSBR BR Fax (55-11) 212-1181	<b>National Semiconductor (Australia) Pty. Ltd.</b> 16 Business Park Dr Notting Hill, VIC 3168 Australia Tel (3) 556-9999 Fax (3) 556-9998
---	--	---	---	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change or discontinue any circuitry described herein.