

8 1992

Data Sheet

LES

NMD1024X1 1MX1 Bit CMOS Dynamic RAM with Fast Page Mode

May 1992

FEATURES

· Performance range:

NSC Part Number	trac	toxc	t _{RC}
NMD1024X1-60	60ns	15ns	110ns
NMD1024X1-70	70ns	20ns	130ns
NMD1024X1-80	80ns	20ns	150ns

- Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible input and output
- Single +5V±10% power supply
- · Low power dissipation
 - I_{CC5}: 200μΑ
 - I_{CC7}: 200µA (Battery Backup Mode)
- 512 cycles/64ms refresh
- 256Kx4 fast test mode
- JEDEC standard pinout
- · Available in Plastic SOJ package
- Consult Marketing for availability of the DIP, ZIP and TSOP packages

GENERAL DESCRIPTION

The National Semiconductor NMD1024X1 is a high speed CMOS 1,048,576 x 1 Dynamic Random Access Memory. It's design is optimized for high performance applications such as minicomputers, graphics and high performance microprocessor computers.

The NMD1024X1 features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The NMD1024X1 is fabricated using an advanced CMOS process.





Figure 1. 1MX1 DRAM Block Diagram

PIN CONFIGURATIONS (Top Views)






Figure 1. DIP Package

Figure 2. SOJ Package

Figure 3. ZIP Package




Figure 4. TSOP II (Forward)





Figure 5. TSOP II (Reverse)






Figure 7. TSOP I (Reverse)

PIN DESCRIPTION Pin Name Pin Function Address Inputs A₀-A₀ D Data In Q Data Out W Read/Write Input **BAS** Row Address Strobe CAS Column Address Strobe TF Test Function V_{cc} Power (+5V) Vss Ground NC No Connection NL No Lead

Data Sheet

ABSOLUTE MAXIMUM RATINGS¹

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{In} , V _{OUT}	-1 to + 7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to + 7.0	٧
Storage Temperature	Tsig	-55 to +150	°Č
Power Dissipation	P _D	600	mW
Short Circuit Output Current	los	50	mA

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss. TA=0 to 70 °C)

Parameter	Symbol	Min	Туре	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	•	V _{cc} +1	V
Input Low Voltage	V _{IL}	-1.0	-	0.8	V

DC AND OPERATING CHARACTERTISTICS (°C \(Ta \le 70 °C, \(VCC = 5.0V \text{ } 10%) \)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Operating Correct 2	NMD1024X1-60			70	mA
Operating Current	NMD1024X1-70	lcc1		65	mA
(RAS, CAS, Address Cycling @ t _{RC} =min.)	NMD1024X1-80		-	60	mA
Standby Current		i i		2	mA
(RAS=CAS=V _{IH})		CC2	<u> </u>	_	
RAS-Only Refresh Current 2	NMD1024X1-60		-	70	mA
(CAS=V _{IH} , RAS, Address Cycling @ t _{RC} =min.	NMD1024X1-70	Icc3	-	65	mA .
(O/10=1/H, 11/10, /ddicas Oyeling @ IRC=11/HL	NMD1024X1-80		-	60	mA
Fast Page Mode Current 2	NMD1024X1-60		-	55	mA
(RAS=V _{II} , CAS, Address Cycling @ t _{PC} =min.)	NMD1024X1-70	ICC4	-	50	mA .
	NMD1024X1-80		-	45	mA .
Standby Current			1.	200	μА
(RAS=CAS=V _{CC} -0.2V)		CC5			
CAS-Before-RAS Refresh Current 2	NMD1024X1-60		•	70	mA
(RAS and CAS Cycling @ t _{RC} =min.)	NMD1024X1-70	Icce	-	65	mA .
	NMD1024X1-80		-	60	mA .
Battery Back Up Current					
Average Power Supply Current, Battery Back			İ	-	
Up Mode (CAS=CAS-Before-RAS Cycling or	NMD1024X1-60				
0.2V, W = V_{CC} -0.2V or 0.2V, $A_0 - A_9 =$	NMD1024X1-70	Icc7	-	200	μA
V _{CC} -0.2V or 0.2V, D _{IN} =V _{CC} -0.2, 0.2V or	NMD1024X1-80		ł		
OPEN: $t_{RC} = 125\mu S$, $t_{RAS} = t_{RAS} min1\mu S$)			l		1
Input Leakage Current		- "		Î	
(Any input 0≤V _{IN} ≤6.5V,		l _{IL}	-10	10	μA
all other pins not under test=0 volts)					
Output Leakage Current					
(Data out is disabled, 0≤Vouт<5.5V)		loL	-10	10	μA
Output High Voltage Level (IOH=-5mA)		V _{OH}	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	1 .	0.4	V

NOTES: 1. Permanent device damage may occur if *ABSOLUTE MAXIMUM RATINGS* are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified value are obtained with the output open. I_{CC} is specified as average current. I_{CC1}, I_{CC3} Address can be changed maximum two times while RAS=V_{IL}, I_{CC4} Address can be changed maximum once while CAS=V_{IL}.

Data Sheet

National Semiconductor

CAPACITANCE (TA=25 °C)

Parameter	Symbol	Min	Min Max		
Input Capacitance (D)	C _{IN1}	-	5	pF	
Input Capacitance (An-An)	C _{IN2}	-	6	pF	
Input Capacitance (RAS, CAS,W.)	C _{IN3}	•	7	pF	
Output Capacitance (Q)	COUT	•	7	pF	

AC CHARACTERISTICS (0°C \leq Ta \leq 70°C, V_{CC}=5.0V \pm 10%, See notes 3.4)

Standard Operation	Symbol		1024X1-60	NMD ⁻	1024X1-70	1-70 NMD1024X1-80		Unit	Notes
·		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{BC}	110		130		150		ns	
Read-modify write cycle time	tRWC	130		150		170		ns	
Access time from RAS	t _{RAC}		60		70		80	ns	5,6,13
Access time from CAS	tCAC		15		20		20	ns	5,6,7
Access time from column address	t _{AA}		30		35		40	ns	5,12
CAS to output in Low-Z	tCLZ	0		0		0		ns	5
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	9
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	4
RAS precharge time	t _{RP}	40		50		60		ns	
RAS pulse width	tRAS	60	10,000	70	10,000	80	10,000	ns	•
RAS hold time	t _{RSH}	15		20		20		ns	
CAS hold time	t _{CSH}	60		70		80		ns	-
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	6
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	13
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	†ASC	0	İ	0		0		ns	
Column address hold time	¹ CAH	15		15		15	 	ns	
Column address to RAS lead time	1 _{RAL}	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		0		ns	11
Read command hold referenced to					·				
RAS Write command hold time	t _{BBH}	0		0		0		ns	11
Write command hold referenced to	twch	10		10		10	 	ns	
RAS	1 _{WCB}	45		50		55		ns	8
Write command pulse width	t _{WP}	10		10		10		ns	
Write command to RAS lead time	t _{RWL}	15		15		15		ns	
Write command to CAS lead time	tCWL	15		15		15		ns	
Data-in set-up time	t _{DS}	0		0		0		ns	12

Data Sheet

National Semiconductor

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol			NMD1024X1-70		NMD1024X1-80		Unit	Notes
	Byllibol	Min	Max	Min	Max	Min	Max	Utilit	Notes
Data-in hold time	t _{DH}	15		15		15		ns	12
Data-in hold referenced to RAS	tphr	50		55		60		ns	8
Refresh period (512 cycles)	1 _{REF}		64		64		64	ms	
Write command set-up time	twcs	0		0		0		ns	10
CAS to W delay	1 _{CWD}	15		20		20		ns	10
RAS to W delay	t _{RWD}	60		70		80		ns	10
Column address to W delay time	tAWD	30		35		40		ns	10
CAS setup time (C-B-R refresh)	tcsR	5		5		5		ns	
CAS hold time (C-B-R refresh)	tCHR	15		15		15		ns	
RAS precharge to CAS hold time	tRPC	5		5		5		ns	
CAS precharge (C-B-R counter Test)	t _{CPT}	20		25		30		ns	
Access time from CAS precharge	tCPA		35		35		40	ns	5
Fast Page mode cycle time	tPC	40	İ	45	1	50		ns	
Fast page mode read-modify-write	t _{PRWC}	60		60		65		กร	
RAS pulse width (Fast page mode)	IRASP		100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	t _{BHCP}			45	1	50		ns	
CAS precharge time (Fast page mode)	t _{CP}	10		10		10		ns	

NOTES:

- An initial pause of 200µs is required after powerup followed by any 8 RAS cycles before proper device operation is achieved. 3.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)} and are assumed to be 5ns for all inputs. 4.
- 5. Measured with a load equivalent to 2 TTL loads and 100pF.
- 6. Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥ t_{RCD(max)}. 7.
- twcn, tohn are referenced to tRAD(max)
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL. Ω
- 10. Iwcs. IRWD, IcwD and IAWD are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs_(min) the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If tcwp≥tcwp_(min) and t_{RWD}≥t_{RWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected cell. In either of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles. 12.
- Operation within the t_{RAD(max)} limit insures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.


 Normal operation requires the "T.F" pin to be connected to V_{SS} or TTL logic low level or left unconnected on the printed wiring board.
- 14.
- When the "T.F" pin is connected to a defined positive voltage, the internal test function may be activated. Contact National Semiconductor for 15. specific operational details of the "test function."
- In a test mode read cycle, the value of t_{RAC} , t_{CAC} , t_{AA} is delayed for 3ns. 16.

Data Sheet


National Semiconductor

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




Data Sheet

READ-WRITE/READ-MODIFY-WRITE CYCLE




Data Sheet


FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE




RAS-ONLY REFRESH CYCLE¹⁷








CAS-BEFORE-RAS REFRESH CYCLE



Note: 17. $\overline{CAS} = V_{IH}, \overline{W}, D, A_9 = Don't Care$

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE OPERATION

Device Operation

The NMD1024X1 contains 1,048,576 memory locations. Twenty address bits are required to address a particular memory location. Since the NMD1024X1 has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operating of the NMD1024X1 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any NMD1024X1 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tpp) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS}(min) and t_{CAS}(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition a new cycle must not begin until satisfying the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the NMD1024X1 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If CAS goes low before $t_{RCD}(max)$, and if the column address is valid before $t_{RAD(max)}$) then the access time to valid data is specified by $t_{RAC(min)}$. However, if \overline{CAS} goes low after $t_{RCD(max)}$ or if the column address becomes valid after $t_{RAD(max)}$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{RAC(min)}$, it is necessary to meet both $t_{RCD(max)}$ and $t_{RAD(max)}$.

Write

The NMD1024X1 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between W and CAS. In any type of write cycle, Date-in must be valid at or before the falling edge of W or CAS, whichever is later.

Early Write:

An early write cycle is performed by bringing W low before CAS. The data at the data input pin (D) is written the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common VO applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If W is brought low after CAS, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, t_{RWD} and t_{AWD}, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The NMD1024X1 has a three-state output buffer which is controlled by CAS. Whenever CAS is a high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of CAS. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the NMD1024X1 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the NMD1024X1 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 64 ms. There are several ways to accomplish this.

Data Sheet

National Semiconductor

DEVICE OPERATION (Continued)

RAS-Only Refresh: This is the most common method of performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each 512 row addresses, (A₀-A₈). The state of address A9 is ignored during refresh.

CAS-before-RAS: The NMD1024X1 has CAS-before-RAS on-chip refreshing capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh:

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The NMD1024X1 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh counter.

Other Refresh Methods: It is also possible to refresh the NMD1024X1 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the perferred method.

CAS-Before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if CAS is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the row address bits A0 through A8 are supplied by the on-chip refresh counter. The A9 is set low internally.

Fast Page Mode

The NM1024X1 has Fast Page mode capability which provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begns with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row address?s for the same page.

Power-up

If RAS=V_{SS} during power-up, the NMD1024X1 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is

recommended that RAS and CAS track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current

An initial pause of 200µs is required after power-up followed by 8 initialization cycles before proper device operaion is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the NMD1024X1 inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the NMD1024X1 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertiCally and are connected at each intersection or better yet if power and ground planes are used.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each NMD1024X1 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the NMD1024X1 and they supply much of the current used by the NMD1024X1 during cycling.

In addition, a large tantalum capacitor with a value of $47\mu F$ to $100\mu F$ should be used for bulk decoupling to recharge the $0.1\mu F$ capacitors between cycles, thereby reducing power line drop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS (Continued)

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)




20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)


Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)



ORDERING INFORMATION



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As we herein:

- 1. Life support devices or systems are devices or systems 2. A critical component is any component of a life support which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 - device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor ratrasse 10 D-8080 Funstenfeldbruck West Germany Tel (0-81-41) 103-0 Tel (408) 721-5000 TWX (910) 339-8240 Fax: (08141) 103554

National Semiconducto Sansardo Bidg Sf 4-15 Nich Shinpiku Tokyo 160 Japan Fax 3-299-7000

National Semiconductor Hong Kong Ltd. Suite 513, 5th Floor m Golden Plaza 77 Mody Road, Termehater n, Hong Kong Tel 3-7231290 . S2006 NSSEA HX Fax 3-3112536

De Breek Ltda De Bresil Lies. Av Brig Fens Lims, 1383 6 0 Ansor-Conj. 62 01451 Seo Paulo, SP, Breel Tel. (55/11) 212-5066 Fax (55/11) 211-1161 NSBR BR Fax 61-3-2677456

National Semio (Australia) PTY, Ltd. ter Floor 441 St. Kilde Rd Melbaume, 3004 Victory, Australia Tel (03) 267-5000

National does not assume any responsibility for use of any circuitry described. No circuit patent boenses are implied and national reserves the right at any time without notice to change said circuitry and specifications.