PRELIMINARY

June 1995

GTL16612 CMOS 18-Bit GTL/TTL Universal Bus Transceiver

General Description

The GTL16612 is one in a series of transceivers designed specifically for GTL logic levels. The device is a CMOS GTL 18-Bit registered bus transceivers which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked mode.

National's GTL has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated technology. Its function is similar to BTL or conventional GTL but with different driver output levels and receiver threshold.


The device provides TTL to GTL translation. The A port and control pins operate at LVTTL or 5V TTL logic levels. The B port operates at GTL levels. The direction of the data flow is determined by output-enable (OEAB and OEBA), latchedenable (LEAB and LEBA), and clock (CLKAB and CLKBA). The clock or latch-enable can be controlled by the clock-enable (CEAB and CEBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the lowto-high transition of CLKAB if CEAB is also low. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the highimpedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CEBA.

Driver and Receiver I/O pins are automatically disabled during power up and power down by internal control circuit.

National's GTL16612 is 100% I/O Spec compatible to conventional GTL.

Features

- Bidirectional interface between GTL and TTL logic levels
- Designed with Edge Rate Control Circuit to reduce output noise
- V_{REF} pin provides external supply reference voltage for receiver threshold
- Submicron Core CMOS technology for low power dissipation
- Special PVT Compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- 5V tolerant inputs and outputs on A-port
- Configurable A-port and B-port supply voltage, 3.3V or 5.0V
- Bus-Hold data inputs on A-port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down high impedance
- TTL compatible Driver and Control inputs
- A-port outputs source/sink -32 mA/+64 mA
- Flow-through architecture optimizes PCB layout
- Available in SSOP and TSSOP



© 1995 National Semiconductor Corporation


TL/F/12365

■ 6501126 0071477 8T8

RRD B20M65/Printed in U.S. A

Connection Diagram

Pin Assignment for SSOP and TSSOP



TL/F/12365-1

Order Number GTL16612MTD or GTL16612MEA See NS Package Number MS56A or MTD56

*Note 1: V_{CCQ} and GNDQ are the analog supply pins. In the case that V_{CCQ} and V_{CC} are the same voltage level, V_{CCQ}/V_{CC} and GNDQ/GND can be connected together respectively. However, it is recommended that these supply pins are separated from each other to provide better bus performance.

Truth Table (Note 1)

Inputs					Output	Mode		
CEAB	OEAB	LEAB	CLKAB	A	В	moue		
х	н	X	X	Х	Z	Latched storage of A data		
L	L	L	н	Х	B ₀ (2)			
L	L	L	L	Х	B ₀ (3)			
×	L	Н	х	L	L	Transparent		
X	L	н	Х	Н	Н			
L	L	L	<u>↑</u>	L	L	Clocked storage of A data		
Ł	L	L	1	Н	н			
н	L	L	Х	Х	B ₀ (3)	Clock inhibit		

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, GLKBA, and CEBA.

Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

Note 3: Output level before the indicated steady-state input conditions were established

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC} , V_{CCQ}) -0.5V to +7.0VDC Input Voltage (V_1) -0.5V to +7.0V

DC Output Voltage (VO)

Outputs TRI-STATE® -0.5V to +7.0V

Outputs Active (Note 2) -0.5V to V_{CC} + 0.5V

DC Output Sink Current into A-port I_{OL} 128 mA

DC Output Source Current from A-port I_{OH} —64 mA

DC Output Sink Current into B-port in the Low State, I_{OL}

DC Input Diode Current ($I_{|K}$) $V_1 < 0V$ -50 mA

DC Output Diode Current (IOK)

 $V_{\rm O} < 0V$ $-50~{\rm mA}$ $V_{\rm O} > V_{\rm CC}$ $+50~{\rm mA}$

Storage Temperature (T_{STG}) -65°C to +150°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed

Note 3: $V_{\rm CCO}$ and GNDQ are the quiet supply pins. In the case that $V_{\rm CCQ}$ and $V_{\rm CC}$ are the same voltage level, $V_{\rm CCO}/V_{\rm CC}$ and GNDQ/GND can be connected together respectively. However, it is recommended that these supply pins are separated from each other to provide lower noise perform-

Recommended Operating Conditions

Supply Voltage V_{CC}

 VCC
 3.15V to 3.45V

 VCCQ⁽³⁾
 4.75V to 5.25V

 VREF
 0.8V

Bus Termination Voltage (V_{TT}) 1.14V to 1.26V Input Voltage (V_I) 0.0V to 5.5V

On A-Port and Control Pins

Input Low Voltage (VIL)

B-Port 0.0V to V_{REF} - 50 mV Others 0.8V (max)

High Level Output Current (I_{OH})

A-Port - 32 mA
Low Level Output Current (I_{OL})

A-Port B-Port

Operating Temperature

T_A -40°C to +85°C

+64 mA

+ 40 mA

DC Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{REF} = 0.8V (Unless Otherwise Noted)

100 mA

Symbol V _{IK}		Test Condition	Min	Typ (Note 1)	Max	Units	
		$V_{CC} = 3.15V,$ $V_{CCQ} = 4.75V$	I _I = -18 mA			-1.2	٧
V _{OH}	A-Port	V_{CC} , $V_{CCQ} = Min to Max (Note 2)$	$I_{OH} = -100 \mu\text{A}$	V _{CC} - 0.2			
		V _{CC} = 3.15V	$I_{OH} = -8 \text{ mA}$	2.4			٧
		V _{CCQ} = 4.75V	$I_{OH} = -32 \text{ mA}$	2.0			
V _{OL}	A-Port	V _{CC} , V _{CCQ} = Min to Max (Note 2)	I _{OL} = 100 μA			0.2	v
		V _{CC} = 3.15V	I _{OL} = 24 mA			0.5	
		$V_{CCQ} = 4.75V$	I _{OL} = 64 mA			0.55	
	B-Port	V _{CC} = 3.15V V _{CCQ} = 4.75V	I _{OL} = 40 mA		0.3	0.4	v
l _l	Control Pins	V _{CC} , V _{CCQ} = 0 or Max	V _I = 0 or 5.5V			±10	μΑ
	A-Port	V _{CC} = 3.45V V _{CCQ} = 5.25V	$V_I = 5.5V$			20	μΑ
			$V_I = V_{CCQ}$			1	
			V _i = 0			-20	
	B-Port	V _{CC} = 3.45V	$V_I = V_{CCQ}$			5	
		$V_{CCQ} = 5.25V$	V _I = 0			-5	μΑ
loff	A-Port	$V_{CC} = V_{CCQ} = 0$	$V_I \text{ or } V_O = 0 \text{ to } 4.5V$			100	μΑ
I _{I(hold)} A-Port	V _{CC} = 3.15V,	V _I = 0.5V	75				
(10.0)		V _{CCA} = 4.75V	V _I = 3V	-75			μΑ

DC Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{REF} = 0.8V (Unless Otherwise Noted) (Continued)

Symbol		Test Co	Min	Typ (Note 1)	Max	Units		
lozh	A-Port	V _{CC} = 3.45V,	V _O = 3.0V			1		
	B-Port	$V_{CCQ} = 5.25V$	V _O = 1.2V			10	μΑ	
lozL	A-Port	$V_{CC} = 3.45V,$	V _O = 0			-1		
	B-Port	V _{CCQ} = 5.25V	$V_O = 0.4V$			-10	μΑ	
Icca (Vcca)	A or B Ports	V _{CC} = 3.45V,	Outputs High		20	30		
		$V_{CCQ} = 5.25V,$ $I_{O} = 0,$	Outputs Low		20	30	mA	
		$V_I = V_{CCQ}$ or GND	Outputs Disabled		20	30		
Icc (Vcc)	A or B Ports	V _{CC} = 3.45V, V _{CCQ} = 5.25V, I _O = 0, V _I = V _{CCQ} or GND	Outputs High		0.2	1	mA	
			Outputs Low		0.2	1		
			Outputs Disabled		0.2	1		
ΔI _{CC} (Note 3)	A Port and Control Pins	$V_{CC} = 3.45V,$ $V_{CCQ} = 5.25V,$ A or Control Inputs at V_{CC} or GND	One Input at 2.7V			1	mA	
C _i	Control Pins		$V_I = V_{CCQ}$ or 0		3.5			
C _{IO}	A-Port		V _I = V _{CCQ} or 0		11.5		pF	
C _{io}	B-Port		Per IEEE1194-1991			5		

Note 1: All typical values are at $\rm V_{CC}=\,3\,3V,\,V_{CCQ}=\,5\,0V,\,and\,T_{A}\,=\,25^{o}C$

Note 2: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions

Note 3: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND

AC Electrical Characteristics

GTL B-port Output Edge Rate over recommended range of supply voltage and operating free-air temperature, $V_{REF}=0.8V$ (unless otherwise noted)

Symbol	Min	Typ (Note 1)	Max	Unit	Conditions
t _{RISE} 0.5V to 1.0V		1.5	1.9		$C_L = 5 pF$
t _{EALL} 1.0V to 0.5V		1.2	1.6	ns	

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 0.8V (unless otherwise noted)

	Sym	Min	Max	Unit		
f _{clock}	Max Clock Frequenc	0	100	MHz		
twidth	Pulse Duration	LEAB or LEBA High	3.0			
		CLKAB or CLKBA High or Low	4.8		ns	
tsu	Setup Time	A before CLKAB↑	0.5			
		B before CLKBA↑	2.1		ns	
		A before LEAB ↓	0.5			
		B before LEBA ↓	2.1			
		CEAB before CLKAB↑	0.5]	
		CEBA before CLKBA ↑	0.5			
t _{Hold}	Hold Time	A after CLKAB ↑	2.0			
		B after CLKBA ↑	0			
		A after LEAB ↓	2.0			
		B after LEBA ↓	0		ns	
		CEAB after CLKAB ↑	0.5		1	
		CEBA after CLKBA ↑	0		1	


AC Electrical Characteristics Over recommended range of supply voltage and operating free-air temperature, $V_{REF}=0.8V$ (unless otherwise noted). $C_L=5$ pF for B-Port and $C_L=50$ pF for A-Port.


Symbol	From (Input)	To (Output)	Min	Typ (Note 2)	Max	Unit	
f _{MAX}			100	·		MHz	
t _{PLH}	Α	В	1.0	2.5	4.0	ns	
t _{PHL}			1.0	2.5	3.9		
t _{PLH}	LEAB	В	1.2	3.0	4.7		
t _{PHL}			1.2	3.0	4.7	пѕ	
t _{PLH}	CLKAB	В	1.0	2.5	4.2	ns	
t _{PHL}			1.0	2.5	4.0		
t _{PLH}	ŌEAB	В	1.2	3.0	4.6	ns	
t _{PHL}			1.2	2.4	3.8		
t _{PLH}	В	A	2.3	4.8	6.0		
t _{PHL}			2.0	4.0	5.0	ns	
t _{PLH}	LEBA	Α	1.8	3.5	4.5	ns	
t _{PHL}			1.7	3.3	4.0	115	
t _{PLH}	CLKBA	Α	1.8	2.8	4.0		
t _{PHL}			1.5	2.6	3.5	ns	
t _{PLH}	OEBA	Α	2.2	3.5	4.5	ns	
t _{PHL}			2.0	3.2	4.0	l iis	
^t oshla ^{, t} oslha	A Port: Output to Output Sk	ew (Note 2)			1.0		
toshlb, toslhb	B Port: Output to Output Sk			1.0	ns		

Note 1: All typical values are at $V_{CC}=3.3V,\,V_{CCQ}=5V,$ and $T_A=25^{\circ}C.$


Note 2: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}) Parameters guaranteed by design

Test Circuits and Timing Waveforms






Test Circuit for B Outputs




TL/F/12365-4


Voltage Waveforms Pulse Duration (Vm = 1.5V for A Port and 0.8V for B Port)




Voltage Waveforms Propagation Delay Times (B Port to A Port)




Voltage Waveforms Setup and Hold Times (Vm = 1.5V for A Port and 0.8V for B Port)



Voltage Waveforms Enable and Disable Times (A Port)



Voltage Waveforms Propagation Delay Times (A Port to B Port)




TL/F/12365-7


Note A: C_L includes probes and jig capacitance.

Note B: For B port outputs, $C_L = 5$ pF is used for worst case edge rate.

Note C: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Note D: All input pulses have the following characteristics: frequency = 10 MHz, $t_r = t_f = 2$ ns, $Z_O = 50\Omega$. The outputs are measured one at a time with one transition per measurement





56-Lead (0.300" Wide) Molded Shrink Small Outline Package (JEDEC) Order Number GTL 16612MEA NS Package Number MS56A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Samiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052-8090 Tel 1(800) 272-9959 TWX. (910) 339 9240 National Semiconductor GmbH Lwry-Gargan Str 10 D-82256 Furstenteldbruck Germany Tel (81-41) 35-0 Telex 527649

Fax (81 41) 35 1

Japan Ltd.
Sumitomo Chemical
Engineening Center
Bldg 7F
1.7-1 Nakase Mihama-Ku
Chiba-City
Ciba Prefecture 261
Tel (043) 299-2300
Fax (043) 299-2500

National Semiconductor

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd Tsimshatsui, Kowloon Hong Kong Tel (852) 2737-1601 Telex 51292 NSHKL

Fax (852) 2736-9960

National Samiconductorea Do Brazil Lida. Rue Deputado Lacorda Franco 120-34. Sao Paulo-SP Brazil 05418-000 Tel (55 11) 212 5066 Telex 391-1131931 NSBR BR Fax (55 11) 212-1181 National Semiconductor (Australia) Pty, Ltd. 16 Business Park Dr Notting Hill VIC 3168 Australia Tel (3) 558-9999 Fax (3) 558 9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time with

6501126 0071484 T38 **=**

48570