# ASYNCHRONOUS SRAM

## **512K x 8 SRAM**

#### +5V SUPPLY REVOLUTIONARY PINOUT

#### **FEATURES**

- Fast access times: 12, 15 and 20ns
- Fast OE# access times: 6, 7 and 8ns
- Single  $+5V \pm 10\%$  power supply
- Fully static -- no clock or timing strobes necessary
- All inputs and outputs are TTL-compatible
- Three state outputs
- Center power and ground pins for greater noise immunity
- JEDEC standard for functionality and revolutionary pinout
- Easy memory expansion with CE# and OE# options
- Automatic CE# power down
- High-performance, low-power consumption, CMOS double-poly, double-metal process


OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
12ns access	-12
15ns access	-15
20ns access	-20
<ul> <li>Packages</li> </ul>	
36-pin SOJ (400 mil)	J
<ul> <li>Power consumption</li> </ul>	
Standard	None
Low	L
•	
<ul> <li>Temperature</li> </ul>	
Commercial	None $(0^{\circ}\text{C to }70^{\circ}\text{C})$
Industrial	I $(-40^{\circ}\text{C to }85^{\circ}\text{C})$
•	

#### **GENERAL DESCRIPTION**


The GVT72512A8 is organized as a 524,288 x 8 SRAM using a four-transistor memory cell with a high performance, silicon gate, low-power CMOS process. Galvantech SRAMs are fabricated using double-layer polysilicon, double-layer metal technology.

This device offers center power and ground pins for improved performance and noise immunity. Static design eliminates the need for external clocks or timing strobes. For increased system flexibility and eliminating bus contention problems, this device offers chip enable (CE#) and output enable (OE#) with this organization.

Writing to these devices is accomplished when write enable (WE#) and chip enable (CE#) inputs are both LOW. Reading is accomplished when (CE#) and (OE#) go LOW with (WE#) remaining HIGH. The device offers a low power standby mode when chip is not selected. This allows system designers to meet low standby power requirements.



#### FUNCTIONAL BLOCK DIAGRAM



#### TRUTH TABLE

MODE	CE#	WE#	OE#	DQ	POWER
READ	L	Н	L	Q	ACTIVE
WRITE	L	L	Х	D	ACTIVE
OUTPUT DISABLE	L	Н	Н	HIGH-Z	ACTIVE
STANDBY	Н	Х	Х	HIGH-Z	STANDBY

#### PIN DESCRIPTIONS

SOJ Pin Numbers	SYMBOL	TYPE	DESCRIPTION
1, 2, 3, 4, 5, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 32, 33, 34, 35	A0-A18	Input	Addresses Inputs: These inputs determine which cell is addressed .
13	WE#	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE# is LOW for a WRITE cycle and HIGH for a READ cycle .
6	CE#	Input	Chip Enable: This active LOW input is used to enable the device. When CE# is LOW, the chip is selected. When CE# is HIGH, the chip is disabled and automatically goes into standby power mode.
31	OE#	Input	Output Enable: This active LOW input enables the output drivers .
7, 8,11, 12, 25, 26, 29, 30	DQ1-DQ8	Input/Output	SRAM Data I/O: Data inputs and data output s
9, 27	VCC	Supply	Power Supply: 5V ±10%
10, 28	VSS	Supply	Ground

#### **ABSOLUTE MAXIMUM RATINGS \***

Voltage on VCC Supply Relative t	o VSS0.5V to +7.0V
V <sub>IN</sub>	0.5V to VCC+0.5V
Storage Temperature (plastic)	
Junction Temperature	+125°
Power Dissipation	1.2W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

#### DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITION S

(All Temperature Ranges;  $VCC = 5V \pm 10\%$  unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) voltag e		V <sub>IH</sub>	2.2	VCC+1	V	1, 2
Input Low (Logic 0) Voltag e		V <sub>II</sub>	-0.5	0.8	V	1, 2
Input Leakage Curren t	0V ≤ V <sub>IN</sub> ≤ VCC	IL <sub>I</sub>	-5	5	uA	
Output Leakage Curren t	Output(s) disabled, 0V ≤ V <sub>OUT</sub> ≤ VCC	ILO	-5	5	uA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	$I_{OL} = 8.0 \text{mA}$	$V_{OL}$		0.4	V	1
Supply Voltage		VCC	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYM	TYP	POWER	-12	-15	-20	UNITS	NOTES
Power Supply	Device selected; CE# ≤ V <sub>IL</sub> ; VCC =MAX;	Icc	80	standard	210	175	175	mA	3, 14
Current: Operatin g	f=f <sub>MAX</sub> ; outputs open			low	210	175	175		1
TTL Standby	CE# ≥V <sub>IH</sub> ; VCC = MAX; f=f <sub>MAX</sub>	I <sub>SB1</sub>	25	standard	60	50	50	mA	14
				low	60	50	50		
CMOS Standby	CE1# <u>&gt;</u> VCC -0.2; VCC = MAX;	I <sub>SB2</sub>	0.1	standard	10	10	10	mA	14
	all other inputs $\leq$ VSS +0.2 or $\geq$ VCC -0.2; all inputs static; f= 0			low	4.0	4.0	4.0		

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ ; f = 1 MHz	CI	6	pF	4
Input/Output Capacitance (DQ)	VCC = 5V	C <sub>I/O</sub>	8	pF	4

#### AC ELECTRICAL CHARACTERISTICS

(Note 5) (All Temperature Ranges; VCC =  $5V \pm 10\%$ )

DECODIDATION		- '	12	- 15		- 20			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAN	UNITS	NOTES
READ Cycle	"	l.			+	l.			-11
READ cycle time	<sup>t</sup> RC	12		15		20		ns	
Address access time	<sup>t</sup> AA		12		15		20	ns	
Chip Enable access tim e	<sup>t</sup> ACE		12		15		20	ns	
Output hold from address chang e	<sup>t</sup> OH	4		4		4		ns	
Chip Enable to output in Low- Z	<sup>t</sup> LZCE	4		4		4		ns	4, 7
Chip disable to output in High- Z	<sup>t</sup> HZCE		6		7		8	ns	4, 6, 7
Output Enable access tim e	<sup>t</sup> AOE		6		7		8	ns	
Output Enable to output in Low- Z	<sup>t</sup> LZOE	0		0		0		ns	
Output Enable to output in High- Z	<sup>t</sup> HZOE		6		7		8	ns	4, 6
Chip Enable to power-up tim e	<sup>t</sup> PU	0		0		0		ns	4
Chip disable to power-down tim e	<sup>t</sup> PD		12		15		20	ns	4
WRITE Cycle						•			
WRITE cycle time	<sup>t</sup> WC	12		15		20		ns	
Chip Enable to end of writ e	<sup>t</sup> CW	8		9		10		ns	
Address valid to end of write, with OE# HIGH	<sup>t</sup> AW	8		9		10		ns	
Address setup time	<sup>t</sup> AS	0		0		0		ns	
Address hold from end of writ e	<sup>t</sup> AH	0		0		0		ns	
WRITE pulse width	tWP2	10		11		12		ns	
WRITE pulse width, with OE# HIG H	tWP1	8		9		10		ns	
Data setup time	<sup>t</sup> DS	6		7		8		ns	
Data hold time	<sup>t</sup> DH	0		0		0		ns	
Write disable to output in Low- Z	tLZWE	4		5		5		ns	4, 7
Write Enable to output in High- Z	<sup>t</sup> HZWE		6		7		8	ns	4, 6, 7

#### AC TEST CONDITIONS

Input pulse levels	0V to 3.0V
Input rise and fall times	1.5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

#### **OUTPUT LOADS**




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to VSS (GND).
- 2. Overshoot:  $V_{IH} \le +7.0V$  for  $t \le {}^{t}RC$  /2. Undershoot:  $V_{IL} \le -2.0V$  for  $t \le {}^{t}RC$  /2
- 3.  $I_{cc}$  is given with no output current.  $I_{cc}$  increases with greater output loading and faster cycle times
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. Output loading is specified with  $C_L$ =5pF as in Fig. 2. Transition is measured  $\pm 500 mV$  from steady state voltage.
- 7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE# is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- 11.  $t_{RC}$  = Read Cycle Time.
- 12. Chip Enable and Write Enable can initiate and terminate a WRITE cycle.
- 13. Capacitance derating applies to capacitance different from the load capacitance shown in Fig. 1.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.


#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only )

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Dat a			$V_{\mathrm{DR}}$	2			V	
Data Retention Current	CE# <u>&gt;</u> VCC -0.2;	Vcc = 2V	ICCDR		0.2	1.6	mA	13
	all other inputs ≤ VSS +0.2 or ≥VCC -0.2; all inputs static; f= 0	Vcc = 3V	ICCDR		0.3	2.4	mA	13
Chip Deselect to Data Retention Time			<b>t</b> CDR	0			ns	4
Operation Recovery Tim e			<b>t</b> R	<b>t</b> rc			ns	4, 11


#### LOW VCC DATA RETENTION WAVEFORM



**READ CYCLE NO. 1**<sup>(8, 9)</sup>




**READ CYCLE NO. 2**<sup>(7, 8, 10, 12)</sup>




### **WRITE CYCLE NO. 1**<sup>(7, 12, 13)</sup>

(Write Enable Controlled with Output Enable OE# active LOW)




**WRITE CYCLE NO. 2**(12, 13)

(Write Enable Controlled with Output Enable OE# inactive HIGH)




# WRITE CYCLE NO. 3<sup>(12, 13)</sup> (Chip Enable Controlled)





#### **Package Dimensions**

# 36-pin 400 Mil Plastic SOJ (J)



Note: All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical, min where noted.

# **Ordering Information**

