

## DESCRIPTION

The NN51V17400B series is a high performance CMOS Dynamic Random Access Memory organized as 4,194,304 words by 4 bits. The NN51V17400B series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN51V17400B series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by  $\overline{\text{CAS}}$  which, in essence, acts as an output enable independent of  $\overline{\text{RAS}}$  with very fast  $\overline{\text{CAS}}$  to output access time.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 2,048 address combinations of A0 to A10 during a 32 ms period.

Multiplexed address inputs permit the NN51V17400B series to be packaged in a standard 26-pin plastic SOJ, 26 pin TSOP TYPE II. The package sizes provide high system bit densities. System level features include single power supply of 3.3V  $\pm 10\%$  tolerance and direct interface with high performance TTL logic families.

## FEATURES


- 4,194,304 × 4 bit Organization
- Single 3.3V  $\pm 10\%$  Power Supply
- Performance Ranges

| Parameter                                                     | -50  | -60   | -70   |
|---------------------------------------------------------------|------|-------|-------|
| Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ ) | 50ns | 60ns  | 70ns  |
| Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ ) | 15ns | 17ns  | 20ns  |
| Max. Column Address Access Time ( $t_{\text{AA}}$ )           | 25ns | 30ns  | 40ns  |
| Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )                | 90ns | 110ns | 130ns |


- Fast Page Mode Operation
- Low Power Operation
  - Low Standby Current (CMOS level input)
    - Standard 1mA
    - L version 150 $\mu$ A
- 2048 Refresh Cycles
  - Standard 32ms
  - L version 128ms
- Self Refresh Mode (L version)
- All Inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
  - $\overline{\text{RAS}}$  only
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$
  - Hidden Refresh
- High Reliability Package
  - Plastic 26pin SOJ (P26/24SJ-2A-L)
  - Plastic 26pin TSOP TYPE II (P26/24TP-2A-L)

9005650 0001005 203

## PIN CONFIGURATION



26/24-pin SOJ (300mil)  
P26/24SJ-2A-L




26/24-pin TSOP TYPE II (300mil)  
P26/24TP-2A-L

## PIN NAMES

|                 |                       |
|-----------------|-----------------------|
| A0~A10          | Address Inputs        |
| RAS             | Row Address Strobe    |
| CAS             | Column Address Strobe |
| OE              | Output Enable         |
| I/O1~I/O4       | Data-in / Data-out    |
| WE              | Write Enable          |
| V <sub>CC</sub> | +3.3V Supply          |
| V <sub>SS</sub> | Ground                |
| NC              | No Connection         |

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| RATING                                   | SYMBOL            | VALUE       | UNIT |
|------------------------------------------|-------------------|-------------|------|
| Voltage on Any Pin Relative to $V_{SS}$  | $V_{in}, V_{out}$ | -0.5 to 4.6 | V    |
| Voltage on $V_{CC}$ Relative to $V_{SS}$ | $V_{CC}$          | -0.5 to 4.6 | V    |
| Storage Temperature (Plastic)            | $T_{stg}$         | -55 to +125 | °C   |
| Power Dissipation                        | $P_d$             | 1.0         | W    |
| Ambient Operating Temperature            | $T_a$             | 0 to + 70   | °C   |
| Short Circuit Output Current             | $I_{out}$         | 20          | mA   |

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

## DC OPERATING CONDITIONS

| SYMBOL   | PARAMETER                      | MIN. | TYP. | MAX.           | UNIT |
|----------|--------------------------------|------|------|----------------|------|
| $V_{CC}$ | Supply Voltage                 | 3.0  | 3.3  | 3.6            | V    |
| $V_{SS}$ | Supply Voltage                 | 0    | 0    | 0              | V    |
| $V_{IH}$ | Input High Voltage, All Inputs | 2.0  | —    | $V_{CC} + 0.3$ | V    |
| $V_{IL}$ | Input Low Voltage, All Inputs  | -0.3 | —    | 0.8            | V    |

Note: All voltage values in this data sheet are with respect to  $V_{SS}$  unless otherwise specified.

9005650 0001007 086

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 3.3V ±10%)**

| SYMBOL           | PARAMETER                                                  | SPEED             | MIN. | MAX.             | UNIT           | TEST CONDITIONS                                                                                                                                                           | NOTES |
|------------------|------------------------------------------------------------|-------------------|------|------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| I <sub>CC1</sub> | Operating Current                                          | -50<br>-60<br>-70 |      | 110<br>100<br>90 | mA<br>mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS, Address cycling                                                                                                     | 1, 2  |
| I <sub>CC2</sub> | Standby Current                                            |                   |      | 1.0              | mA             | RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)                                                                                                                                      |       |
|                  |                                                            |                   |      | 2.0              | mA             | RAS = CAS ≥ V <sub>IH</sub>                                                                                                                                               |       |
|                  | Standby Current<br>(L version)                             |                   |      | 150              | μA             | RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V)                                            |       |
| I <sub>CC3</sub> | Refresh Current<br>(RAS only refresh)                      | -50<br>-60<br>-70 |      | 110<br>100<br>90 | mA<br>mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS cycling, CAS = V <sub>IH</sub>                                                                                            | 1     |
| I <sub>CC4</sub> | Fast Page Mode Current                                     | -50<br>-60<br>-70 |      | 80<br>70<br>60   | mA<br>mA<br>mA | t <sub>PC</sub> = t <sub>PC</sub> (min.)<br>RAS = V <sub>IL</sub><br>CAS, Address cycling                                                                                 | 1, 2  |
| I <sub>CC5</sub> | Refresh Current<br>(CAS before RAS refresh)                | -50<br>-60<br>-70 |      | 110<br>100<br>90 | mA<br>mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS cycling                                                                                                              | 1     |
| I <sub>CC6</sub> | Refresh Current<br>(L version : CAS before<br>RAS refresh) |                   |      | 500              | μA             | 2,048 cycles / 128ms<br>t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V)<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V) |       |
| I <sub>CC7</sub> | Self Refresh Mode Current<br>(L version)                   |                   |      | 300              | μA             | RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)<br>All other input high levels are (V <sub>CC</sub> - 0.2V)<br>input low levels are (V <sub>SS</sub> + 0.2V)                         |       |
| I <sub>IL1</sub> | Input Leakage Current<br>(Any input pin)                   |                   | -10  | 10               | μA             | 0V ≤ V <sub>IH</sub> ≤ 3.6V, Others = 0V                                                                                                                                  |       |
| I <sub>ILO</sub> | Output Leakage Current<br>(For high impedance state)       |                   | -10  | 10               | μA             | RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.)<br>0V ≤ V <sub>OUT</sub> ≤ 3.6V                                                                                |       |
| V <sub>OH</sub>  | Output High Voltage                                        |                   | 2.4  |                  | V              | I <sub>OH</sub> = -2.0 mA                                                                                                                                                 |       |
| V <sub>OL</sub>  | Output Low Voltage                                         |                   |      | 0.4              | V              | I <sub>OL</sub> = 2.0 mA                                                                                                                                                  |       |

Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.

2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 3.3V ±10%, f = 1MHz)**

| SYMBOL           | PARAMETER               | MIN. | MAX. | UNIT |
|------------------|-------------------------|------|------|------|
| C <sub>IN1</sub> | Address(A0 ~ A10)       | —    | 5    | pF   |
| C <sub>IN2</sub> | RAS, CAS, WE, OE        | —    | 5    | pF   |
| C <sub>OUT</sub> | I/O1, I/O2, I/O3, I/O4, | —    | 7    | pF   |

9005650 0001008 T12

### AC ELECTRICAL CHARACTERISTICS

Test conditions :  $V_{IH}/V_{IL} = 2.4V / 0.8V$      $V_{OH}/V_{OL} = 2.0V / 0.8V$     output loading  $C_L = 100pF + 1TTL$   
Operating conditions : ( $0^\circ C \leq T_a \leq 70^\circ C$ ,  $V_{CC} = 3.3V \pm 10\%$ ,  $V_{SS} = 0V$ ) (NOTES 3, 4, 5)

| NO. | SYMBOL                     |            | PARAMETER                                                                           | -50  |      | -60  |      | -70  |      | UNIT | NOTE  |
|-----|----------------------------|------------|-------------------------------------------------------------------------------------|------|------|------|------|------|------|------|-------|
|     | JEDEC                      | STD        |                                                                                     | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 1   | $t_{CL1QV}$                | $t_{CAC}$  | Access Time from $\overline{CAS}$                                                   | —    | 15   | —    | 17   | —    | 20   | ns   | 6,13  |
| 2   | $t_{CH2QV}$                | $t_{CPA}$  | Access Time from $\overline{CAS}$ Precharge                                         | —    | 30   | —    | 35   | —    | 40   | ns   | 13,14 |
| 3   | $t_{AVQV}$                 | $t_{AA}$   | Access Time from Column Address                                                     | —    | 25   | —    | 30   | —    | 40   | ns   | 7,13  |
| 4   | $t_{RL1QV}$                | $t_{RAC}$  | Access Time from $\overline{RAS}$                                                   | —    | 50   | —    | 60   | —    | 70   | ns   | 6,7   |
| 5   | $t_{RL1CH1}$               | $t_{CSH}$  | $\overline{CAS}$ Hold Time                                                          | 50   | —    | 60   | —    | 70   | —    | ns   |       |
| 6   | $t_{RL1CH1}$               | $t_{CHR}$  | $\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)      | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 7   | $t_{RL1CX}$                | $t_{CHS}$  | $\overline{CAS}$ Precharge Time (Self Refresh Mode)                                 | -50  | —    | -50  | —    | -50  | —    | ns   |       |
| 8   | $t_{CH2CL2}$               | $t_{CPN}$  | $\overline{CAS}$ Precharge Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh) | 7    | —    | 10   | —    | 10   | —    | ns   |       |
| 9   | $t_{CH2CL2}$               | $t_{CP}$   | $\overline{CAS}$ Precharge Time (Fast Page Mode)                                    | 5    | —    | 5    | —    | 5    | —    | ns   | 14    |
| 10  | $t_{CL1CH1}$               | $t_{CAS}$  | $\overline{CAS}$ Pulse Width                                                        | 15   | 100K | 15   | 100K | 20   | 100K | ns   |       |
| 11  | $t_{CL1RL2}$               | $t_{CSR}$  | $\overline{CAS}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)     | 5    | —    | 5    | —    | 5    | —    | ns   |       |
| 12  | $t_{CL1QX}$                | $t_{CLZ}$  | $\overline{CAS}$ to Output in Low-Z                                                 | 0    | —    | 0    | —    | 0    | —    | ns   | 8     |
| 13  | $t_{CH2RL2}$               | $t_{CRP}$  | $\overline{CAS}$ to $\overline{RAS}$ Precharge Time                                 | 5    | —    | 5    | —    | 5    | —    | ns   |       |
| 14  | $t_{CL1WL2}$               | $t_{CWD}$  | $\overline{CAS}$ to $\overline{WE}$ Delay Time                                      | 32   | —    | 37   | —    | 42   | —    | ns   | 11    |
| 15  | $t_{CL1AX}$                | $t_{CAH}$  | Column Address Hold Time                                                            | 7    | —    | 10   | —    | 12   | —    | ns   |       |
| 16  | $t_{RL1AX}$                | $t_{AR}$   | Column Address Hold Time Referenced to $\overline{RAS}$                             | 35   | —    | 40   | —    | 40   | —    | ns   |       |
| 17  | $t_{AVCL2}$                | $t_{ASC}$  | Column Address Setup Time                                                           | 0    | —    | 0    | —    | 0    | —    | ns   | 14    |
| 18  | $t_{AVRH1}$                | $t_{RAL}$  | Column Address to $\overline{RAS}$ Lead Time                                        | 25   | —    | 30   | —    | 35   | —    | ns   |       |
| 19  | $t_{AVWL2}$                | $t_{AWD}$  | Column Address to $\overline{WE}$ Delay Time                                        | 39   | —    | 47   | —    | 54   | —    | ns   | 11    |
| 20  | $t_{CL1DX}$<br>$t_{WL1DX}$ | $t_{DH}$   | Data Hold Time                                                                      | 7    | —    | 10   | —    | 10   | —    | ns   | 12    |
| 21  | $t_{DVCL2}$<br>$t_{DVWL2}$ | $t_{DS}$   | Data Setup Time                                                                     | 0    | —    | 0    | —    | 0    | —    | ns   | 12    |
| 22  | $t_{OL1QV}$                | $t_{OEA}$  | $\overline{OE}$ Access Time                                                         | —    | 15   | —    | 17   | —    | 20   | ns   |       |
| 23  | $t_{WL1OL2}$               | $t_{OEH}$  | $\overline{OE}$ Command Hold Time                                                   | 13   | —    | 15   | —    | 20   | —    | ns   |       |
| 24  | $t_{CH2QV}$                | $t_{OED}$  | $\overline{OE}$ to Data Delay Time                                                  | 13   | —    | 15   | —    | 20   | —    | ns   |       |
| 25  | $t_{CH2QZ}$                | $t_{OFF}$  | Output Buffer Turn-off Delay Time                                                   | 0    | 13   | 0    | 15   | 0    | 20   | ns   | 10    |
| 26  | $t_{OH2QX}$                | $t_{OEZ}$  | Output Buffer Turn-off Delay Time Referenced to $\overline{OE}$                     | 0    | 13   | 0    | 15   | 0    | 20   | ns   |       |
| 27  | $t_{CL1RH1}$               | $t_{RSH}$  | $\overline{RAS}$ Hold Time                                                          | 13   | —    | 15   | —    | 18   | —    | ns   |       |
| 28  | $t_{OL1RH1}$               | $t_{ROH}$  | $\overline{RAS}$ Hold Time Referenced to $\overline{OE}$                            | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 29  | $t_{RH2RL2}$               | $t_{RP}$   | $\overline{RAS}$ Precharge Time                                                     | 25   | —    | 30   | —    | 40   | —    | ns   |       |
| 30  | $t_{RH2RL2}$               | $t_{RPS}$  | $\overline{RAS}$ Precharge Time (Self Refresh Mode)                                 | 90   | —    | 110  | —    | 130  | —    | ns   |       |
| 31  | $t_{RL1RH1}$               | $t_{RAS}$  | $\overline{RAS}$ Pulse Width                                                        | 50   | 100K | 60   | 100K | 70   | 100K | ns   |       |
| 32  | $t_{RL1RH1}$               | $t_{RASP}$ | $\overline{RAS}$ Pulse Width (Fast Page Mode)                                       | 50   | 100K | 60   | 100K | 70   | 100K | ns   |       |
| 33  | $t_{RL1RH1}$               | $t_{RASS}$ | $\overline{RAS}$ Pulse Width (Self Refresh Mode)                                    | 300  | —    | 300  | —    | 300  | —    | μs   |       |
| 34  | $t_{RL1CL1}$               | $t_{RCD}$  | $\overline{RAS}$ to $\overline{CAS}$ Delay Time                                     | 13   | 35   | 13   | 45   | 13   | 50   | ns   | 6     |
| 35  | $t_{RH2CL2}$               | $t_{RPC}$  | $\overline{RAS}$ to $\overline{CAS}$ Precharge Time                                 | 5    | —    | 5    | —    | 5    | —    | ns   |       |
| 36  | $t_{RL1AV}$                | $t_{RAD}$  | $\overline{RAS}$ to Column Address Delay Time                                       | 11   | 25   | 11   | 30   | 11   | 35   | ns   | 7     |
| 37  | $t_{RL1WL2}$               | $t_{RWD}$  | $\overline{RAS}$ to $\overline{WE}$ Delay Time                                      | 64   | —    | 77   | —    | 89   | —    | ns   | 11    |
| 38  | $t_{CH2WL2}$               | $t_{RCH}$  | Read Command Hold Time                                                              | 0    | —    | 0    | —    | 0    | —    | ns   | 9     |


9005650 0001009 959

| NO. | SYMBOL              |                   | PARAMETER                                        | -50  |      | -60  |      | -70  |      | UNIT | NOTE  |
|-----|---------------------|-------------------|--------------------------------------------------|------|------|------|------|------|------|------|-------|
|     | JEDEC               | STD               |                                                  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 39  | t <sub>RH2WL2</sub> | t <sub>RRH</sub>  | Read Command Hold Time<br>Referenced to RAS      | 0    | —    | 0    | —    | 0    | —    | ns   | 9     |
| 40  | t <sub>WH2CL2</sub> | t <sub>RCS</sub>  | Read Command Setup Time                          | 0    | —    | 0    | —    | 0    | —    | ns   |       |
| 41  | t <sub>RL2RL2</sub> | t <sub>RC</sub>   | Random Read or Write Cycle Time                  | 90   | —    | 110  | —    | 130  | —    | ns   |       |
| 42  | t <sub>CL2CL2</sub> | t <sub>PC</sub>   | Read or Write Cycle Time (Fast Page Mode)        | 35   | —    | 40   | —    | 45   | —    | ns   | 13,14 |
| 43  | t <sub>RL2RL2</sub> | t <sub>RMW</sub>  | Read-Modify-Write Cycle Time                     | 120  | —    | 140  | —    | 160  | —    | ns   |       |
| 44  | t <sub>CL2CL2</sub> | t <sub>PRMW</sub> | Read-Modify-Write Cycle Time<br>(Fast Page Mode) | 80   | —    | 85   | —    | 95   | —    | ns   | 13,14 |
| 45  | t <sub>REF</sub>    | t <sub>REF</sub>  | Refresh Period                                   | —    | 32   | —    | 32   | —    | 32   | ms   |       |
| 46  | t <sub>RL1AX</sub>  | t <sub>RAH</sub>  | Row Address Hold Time                            | 8    | —    | 8    | —    | 8    | —    | ns   |       |
| 47  | t <sub>AVRL2</sub>  | t <sub>ASR</sub>  | Row Address Setup Time                           | 0    | —    | 0    | —    | 0    | —    | ns   |       |
| 48  | t <sub>T</sub>      | t <sub>T</sub>    | Transition Time (Rise and Fall)                  | 1    | 50   | 1    | 50   | 1    | 50   | ns   | 4,5   |
| 49  | t <sub>CL1WH1</sub> | t <sub>WCH</sub>  | Write Command Hold Time                          | 10   | —    | 10   | —    | 15   | —    | ns   |       |
| 50  | t <sub>WL1WH1</sub> | t <sub>WP</sub>   | Write Command Pulse Width                        | 10   | —    | 10   | —    | 15   | —    | ns   |       |
| 51  | t <sub>WL1CL2</sub> | t <sub>WCS</sub>  | Write Command Setup Time                         | 0    | —    | 0    | —    | 0    | —    | ns   | 11    |
| 52  | t <sub>WL1CH1</sub> | t <sub>CWL</sub>  | Write Command to CAS Lead Time                   | 7    | —    | 10   | —    | 13   | —    | ns   |       |
| 53  | t <sub>WL1RH1</sub> | t <sub>RWL</sub>  | Write Command to RAS Lead Time                   | 7    | —    | 10   | —    | 13   | —    | ns   |       |
| 54  | t <sub>WL1RL2</sub> | t <sub>WSR</sub>  | Write Command Setup Time (Test Mode)             | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 55  | t <sub>RL1WH1</sub> | t <sub>WHR</sub>  | Write Command Hold Time (Test Mode)              | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 56  | t <sub>WH2RL2</sub> | t <sub>WRP</sub>  | WE to RAS Precharge Time<br>(CAS before RAS)     | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 57  | t <sub>RL1WH2</sub> | t <sub>WRH</sub>  | WE to RAS Hold Time<br>(CAS before RAS)          | 10   | —    | 10   | —    | 10   | —    | ns   |       |

**Notes:**


- Eight Initialization Cycles are required following a 200μs pause after Power Up. These Initialization Cycles may consist of one of the following : RAS only refresh Cycles, Read Cycles, Write Cycles,CAS before RAS refresh Cycles.
- AC measurements assume t<sub>T</sub>=2ns.
- V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- Assumes three state test load (500 ohm to 1.4V Thevenin equivalent).
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- t<sub>OFF</sub>(max.) defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub>≥t<sub>WCS</sub>(min.) , the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If t<sub>RWD</sub>≥t<sub>RWD</sub>(min.), t<sub>CWD</sub>≥t<sub>CWD</sub>(min.) and t<sub>AWD</sub>≥t<sub>AWD</sub>(min.), the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in read-modify-write cycles.
- Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub>, or t<sub>CPA</sub>.
- t<sub>ASC</sub>≥t<sub>CP</sub> to achieve t<sub>PC</sub>(min.) and t<sub>CPA</sub>(max.) values.
- t<sub>REF</sub>=128msec for Long Refresh version (L version).

# READ CYCLE



9005650 0001011 507


**WRITE CYCLE (EARLY WRITE)**



9005650 0001012 443




# WRITE CYCLE ( $\overline{\text{OE}}$ -CONTROLLED WRITE)




9005650 0001013 3&T

### READ-MODIFY-WRITE CYCLE




9005650 0001014 216

FAST PAGE MODE READ CYCLE



9005650 0001015 152


**FAST PAGE MODE EARLY WRITE CYCLE**



9005650 0001016 099




### **RAS ONLY REFRESH CYCLE**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

: High or Low

### **CAS BEFORE RAS REFRESH CYCLE**




Note:  $\overline{OE}$ , A0-A10 = Don't care.

$\overline{WE}$  must be high at the falling edge of RAS in order to prevent entry into test mode.


: High or Low

# HIDDEN REFRESH CYCLE (READ)



9005650 0001019 8T8


**HIDDEN REFRESH CYCLE (EARLY WRITE)**



9005650 0001020 51T



**TEST MODE SET CYCLE ( $\overline{WE}$ ,  $\overline{CAS}$  BEFORE  $\overline{RAS}$  REFRESH CYCLE)**



Note : TEST MODE ADDRESS KEY  
A5 and A6 must be "High".  
A4 and A7 must be "Low".  
All other address are "Don't care".


 : High or Low

■ The NN51V17400B has a 16 bit parallel Test Mode Function for reducing test time. In the Test Mode, memory configuration is 1M x 16 bits and the Column address A0 and A1 address is ignored.

- Entering the test mode:  
The NN51V17400B test mode is entered by using the test mode set cycle ( $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  cycle).
- Read/Write operation in test mode:  
For Write cycle, data input from each I/O ( $I/O1 \sim I/O4$ ) is written to 4 bit memory cells (total 16bits) at the same time. During the read cycle, if the 4 bits of data are equal then a "1" is output from each I/O. If there is a difference in the read data for a given 4 bit combination, a "0" will be output from that I/O.
- Exiting the test mode:  
The NN51V17400B will exit the test mode by either a  $\overline{RAS}$  only refresh cycle or a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle width  $\overline{WE}$  "high".
- Refresh during test mode:  
During test mode refresh must be executed by a normal Read cycle or a  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle.

9005650 0001021 456

**SELF REFRESH MODE**



■ The NN51V17400B (L version) has a Self Refresh Mode.

**a. Entering the Self Refresh Mode:**

The NN51V17400BL Self Refresh Mode is entered by using  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle and holding  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  signal "low" longer than 300 $\mu$ s.

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{\text{RAS}}$  "low" after entering the Self Refresh Mode.

It does not depend on being  $\overline{\text{CAS}}$  "high" or "low" after entering the Self Refresh Mode for to continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The NN51V17400AL exits the Self Refresh Mode when the  $\overline{\text{RAS}}$  signal is brought "high".

9005650 0001022 392

## ORDERING INFORMATION

### NN51V17400BXX(X) - XX

|                     |                                                                       |
|---------------------|-----------------------------------------------------------------------|
| <u>SPEED</u>        | 50 : 50ns<br>60 : 60ns<br>70 : 70ns                                   |
| <u>PACKAGE</u>      | J : Plastic SOJ<br>TT : Plastic TSOP TYPE II                          |
| <u>VERSION</u>      | BLANK : Standard Version<br>L : Long Refresh Version<br>128ms Refresh |
| <u>DESIGN CODE</u>  | B                                                                     |
| <u>MODE</u>         | 17400 : Fast Page Mode<br>4M x 4 ,2048 Refresh Cycle                  |
| <u>POWER SUPPLY</u> | V : 3.3V Version                                                      |

9005650 0001023 229