

DESCRIPTION

The NN51V17405B series is a high performance CMOS Dynamic Random Access Memory organized as 4,194,304 words by 4 bits. The NN51V17405B series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN51V17405B series features EDO (Hyper page) mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by $\overline{\text{CAS}}$ which, in essence, acts as an output enable independent of $\overline{\text{RAS}}$ with very fast $\overline{\text{CAS}}$ to output access time.

Refresh is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, or normal read or write cycles on the 2,048 address combinations of A0 to A10 during a 32 ms period.

Multiplexed address inputs permit the NN51V17405B series to be packaged in a standard 26-pin plastic SOJ. 26 pin TSOP TYPE II. The package sizes provide high system bit densities. System level features include single power supply of 3.3V $\pm 10\%$ tolerance and direct interface with high performance TTL logic families.

FEATURES


- 4,194,304 × 4 bit Organization
- Single 3.3V $\pm 10\%$ Power Supply
- Performance Ranges

Parameter	-50	-60	-70
Max. $\overline{\text{RAS}}$ Access Time (t_{RAC})	50ns	60ns	70ns
Max. $\overline{\text{CAS}}$ Access Time (t_{CAC})	15ns	17ns	20ns
Max. Column Address Access Time (t_{AA})	25ns	30ns	40ns
Min. Read/Write Cycle Time (t_{RC})	90ns	110ns	130ns


- EDO (Hyper Page) Mode Operation
- Low Power Operation
 - Low Standby Current (CMOS level input)
 - Standard 1mA
 - L version 150 μ A
- 2048 Refresh Cycles
 - Standard 32ms
 - L version 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
 - $\overline{\text{RAS}}$ only
 - $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$
 - Hidden Refresh
- High Reliability Package
 - Plastic 26pin SOJ (P26/24SJ-2A-L)
 - Plastic 26pin TSOP TYPE II (P26/24TP-2A-L)

9005650 0001024 165

PIN CONFIGURATION



26/24-pin SOJ (300mil)
P26/24SJ-2A-L




26/24-pin TSOP TYPE II (300mil)
P26/24TP-2A-L

PIN NAMES

A0~A10	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
OE	Output Enable
I/O1~I/O4	Data-in / Data-out
WE	Write Enable
V _{CC}	+3.3V Supply
V _{SS}	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V_{SS}	V_{in}, V_{out}	-0.5 to 4.6	V
Voltage on V_{CC} Relative to V_{SS}	V_{CC}	-0.5 to 4.6	V
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Power Dissipation	P_d	1.0	W
Ambient Operating Temperature	T_a	0 to +70	°C
Short Circuit Output Current	I_{out}	20	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	Supply Voltage	3.0	3.3	3.6	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage, All Inputs	2.0	—	$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage, All Inputs	-0.3	—	0.8	V

Note: All voltage values in this data sheet are with respect to V_{SS} unless otherwise specified.

9005650 0001026 T38

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{CC} = 3.3V ±10%)

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I _{CC1}	Operating Current	-50 -60 -70		110 100 90	mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling	1, 2
I _{CC2}	Standby Current			1.0	mA	RAS = $\overline{\text{CAS}} \geq (V_{CC} - 0.2V)$	
				2.0	mA	RAS = $\overline{\text{CAS}} \geq V_{IH}$	
I _{CC2}	Standby Current (L version)			150	μA	RAS = $\overline{\text{CAS}} \geq (V_{CC} - 0.2V)$ All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC3}	Refresh Current (RAS only refresh)	-50 -60 -70		110 100 90	mA mA mA	t _{RC} = t _{RC} (min.) RAS cycling, $\overline{\text{CAS}} = V_{IH}$	1
I _{CC4}	EDO (Hyper) Page Mode Current	-50 -60 -70		100 90 80	mA mA mA	t _{HPC} = t _{HPC} (min.) RAS = V _{IL} CAS, Address cycling	1,2
I _{CC5}	Refresh Current (CAS before RAS refresh)	-50 -60 -70		110 100 90	mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS cycling	1
I _{CC6}	Refresh Current CAS before RAS refresh)			500	μA	2,048 cycles / 128ms t _{RAS} ≤ 200ns, WE ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC7}	Self Refresh Mode Current			300	μA	RAS = $\overline{\text{CAS}} \leq (V_{SS} + 0.2V)$ All other input high levels are (V _{CC} - 0.2V) or input low levels are (V _{SS} + 0.2V)	
I _{IL1}	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V _{IH} ≤ 3.6V, Others = 0V	
I _{ILO}	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V _{IH} (min), $\overline{\text{CAS}} \geq V_{IH}(\text{min})$ 0V ≤ V _{OUT} ≤ 3.6V	
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -2.0 mA	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 2.0 mA	

Notes: 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.

2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{CC} = 3.3V ±10%, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN1}	Address(A0 ~ A10)	—	5	pF
C _{IN2}	RAS, $\overline{\text{CAS}}$, WE, $\overline{\text{OE}}$	—	5	pF
C _{OUT}	I/O1, I/O2, I/O3, I/O4	—	7	pF

9005650 0001027 974

AC ELECTRICAL CHARACTERISTICS

Test conditions : $V_{IH}/V_{IL} = 2.4V/0.8V$ $V_{OH}/V_{OL} = 2.0V/0.8V$ output loading $C_L = 100pF + 1TTL$
Operating conditions : (0 °C ≤ T_a ≤ 70 °C, V_{CC} = 3.3 V ± 10%, V_{SS} = 0 V) (NOTES 3, 4, 5)

NO.	NOTES		PARAMETER	-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{CL1QV}	t _{CAC}	Access Time from $\overline{CAS}$	—	15	—	17	—	20	ns	6,13
2	t _{CH2QV}	t _{CPA}	Access Time from $\overline{CAS}$ Precharge	—	30	—	35	—	40	ns	13,14
3	t _{AVQV}	t _{AA}	Access Time from Column Address	—	25	—	30	—	40	ns	7,13
4	t _{RL1QV}	t _{RAC}	Access Time from $\overline{RAS}$	—	50	—	60	—	70	ns	6,7
5	t _{RL1CH1}	t _{CSH}	CAS Hold Time	35	—	40	—	45	—	ns	
6	t _{RL1CX}	t _{CHS}	CAS Hold Time (Self Refresh Mode)	-50	—	-50	—	-50	—	ns	
7	t _{RL1CH1}	t _{CHR}	CAS Hold Time (CAS before $\overline{RAS}$ Refresh)	10	—	10	—	10	—	ns	
8	t _{CH2CL2}	t _{CPN}	CAS Precharge Time (CAS before $\overline{RAS}$ Refresh)	7	—	10	—	10	—	ns	
9	t _{CH2CL2}	t _{CP}	CAS Precharge Time	5	—	5	—	5	—	ns	14
10	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	8	100K	10	100K	15	100K	ns	
11	t _{CL1RL2}	t _{CSR}	CAS Setup Time (CAS before $\overline{RAS}$ Refresh)	5	—	5	—	5	—	ns	
12	t _{CL1QX}	t _{CLZ}	CAS to Output in Low-Z	0	—	0	—	0	—	ns	8
13	t _{CH2RL2}	t _{CRP}	CAS to $\overline{RAS}$ Precharge Time	5	—	5	—	5	—	ns	
14	t _{CL1WL2}	t _{CWD}	CAS to WE Delay Time	32	—	37	—	42	—	ns	11
15	t _{CL1AX}	t _{CAH}	Column Address Hold Time	7	—	10	—	12	—	ns	
16	t _{RL1AX}	t _{AR}	Column Address Hold Time Referenced to $\overline{RAS}$	35	—	40	—	40	—	ns	
17	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0	—	0	—	0	—	ns	14
18	t _{AVCH1}	t _{CAL}	Column Address to CAS Lead Time	13	—	18	—	23	—	ns	
19	t _{AVRH1}	t _{RAL}	Column Address to $\overline{RAS}$ Lead Time	25	—	30	—	35	—	ns	
20	t _{AVWL2}	t _{AWD}	Column Address to WE Delay Time	39	—	47	—	54	—	ns	11
21	t _{CL1DX} t _{WL1DX}	t _{DH}	Data Hold Time	7	—	10	—	10	—	ns	12
22	t _{CL2QX}	t _{DHC}	Data Output Hold Time	0	—	0	—	0	—	ns	
23	t _{DVCL2} t _{DVWL2}	t _{DS}	Data Setup Time	0	—	0	—	0	—	ns	12
24	t _{OL1QV}	t _{OEa}	$\overline{OE}$ Access Time	—	15	—	17	—	20	ns	
25	t _{WL1OL2}	t _{OEh}	$\overline{OE}$ Command Hold Time	13	—	15	—	20	—	ns	
26	t _{GH2GL2}	t _{OPZ}	$\overline{OE}$ Pulse Width for Output Disable When CAS High	7	—	7	—	7	—	ns	
27	t _{GL1CH1}	t _{OCS}	$\overline{OE}$ Setup Time to $\overline{CAS}$ High	7	—	7	—	7	—	ns	
28	t _{GL1RH1}	t _{ORS}	$\overline{OE}$ Setup Time to $\overline{RAS}$ High	7	—	7	—	7	—	ns	
29	t _{CH2QV}	t _{OED}	$\overline{OE}$ to Data Delay Time	15	—	15	—	20	—	ns	
30	t _{GL2QX}	t _{OLZ}	$\overline{OE}$ to Output in low-Z	0	—	0	—	0	—	ns	
31	t _{CH2QZ}	t _{OFF}	Output Buffer Turn-off Delay Time	0	13	0	15	0	20	ns	10,17
32	t _{OH2OX}	t _{OEZ}	Output Buffer Turn-off Delay Time Referenced to $\overline{OE}$	0	13	0	15	0	20	ns	
33	t _{RHQZ}	t _{OFFR}	Output Buffer Turn-off Delay Time Referenced to $\overline{RAS}$	0	13	0	15	0	20	ns	16
34	t _{WL2QZ}	t _{WEZ}	Output Buffer Turn-off Delay Time Referenced to WE	0	13	0	15	0	20	ns	

9005650 0001028 800

NN51V17405B series
CMOS 4M × 4bit Dynamic RAM

NO.	SYMBOL		PARAMETER	-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
35	t _{CL1RH1}	t _{RS}	RAS Hold Time	13	—	15	—	18	—	ns	
36	t _{OL1RH1}	t _{ROH}	RAS Hold Time Referenced to OE	10	—	10	—	10	—	ns	
37	t _{CH2RH1}	t _{RHCP}	RAS Hold Time Referenced CAS Precharge	30	—	35	—	40	—	ns	
38	t _{RH2RL2}	t _{RP}	RAS Precharge Time	25	—	30	—	40	—	ns	
39	t _{RH2RL2}	t _{RPS}	RAS Precharge Time (Self Refresh Mode)	90	—	110	—	130	—		
40	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	50	100K	60	100K	70	100K	ns	
41	t _{RL1RH1}	t _{RASS}	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	μs	
42	t _{RL1RH1}	t _{RASP}	RAS Pulse Width (EDO (Hyper Page) Mode)	50	100K	60	100K	70	100K	ns	
43	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay Time	13	35	13	45	13	50	ns	6
44	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	5	—	5	—	5	—	ns	
45	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	11	25	11	30	11	35	ns	7
46	t _{RL2QX}	t _{RLZ}	RAS To Output in Low-Z	0	—	0	—	0	—	ns	
47	t _{RL1WL2}	t _{RWD}	RAS to WE Delay Time	64	—	77	—	89	—	ns	11
48	t _{CH2WL2}	t _{RCH}	Read Command Hold Time	0	—	0	—	0	—	ns	9
49	t _{RH2WL2}	t _{RRH}	Read Command Hold Time Referenced to RAS	0	—	0	—	0	—	ns	9
50	t _{WH2CL2}	t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	ns	
51	t _{RL2RL2}	t _{RC}	Random Read or Write Cycle Time	90	—	110	—	130	—	ns	
52	t _{CL2CL2}	t _{HPC}	Read or Write Cycle Time (EDO (Hyper Page) Mode)	20	—	25	—	30	—	ns	13,14
53	t _{RL2RL2}	t _{RMW}	Read-Modify-Write Cycle Time	120	—	140	—	160	—	ns	
54	t _{CL2CL2}	t _{PRMW}	Read-Modify-Write Cycle Time (EDO (Hyper Page) Mode)	55	—	65	—	75	—	ns	13,14
55	t _{REF}	t _{REF}	Refresh Period	—	32	—	32	—	32	ms	15
56	t _{RL1AX}	t _{RAH}	Row Address Hold Time	8	—	8	—	8	—	ns	
57	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0	—	0	—	0	—	ns	
58	t _T	t _T	Transition Time (Rise and Fall)	1	50	1	50	1	50	ns	4,5
59	t _{WL1WH1}	t _{WPZ}	WE Pulse Width for Disable When CAS High	7	—	7	—	7	—	ns	
60	t _{CL1WH1}	t _{WCH}	Write Command Hold Time	10	—	10	—	15	—	ns	
61	t _{WL1WH1}	t _{WP}	Write Command Pulse Width	10	—	10	—	15	—	ns	
62	t _{WL1CL2}	t _{WCS}	Write Command Setup Time	0	—	0	—	0	—	ns	11
63	t _{WL1CH1}	t _{CWL}	Write Command to CAS Lead Time	7	—	10	—	13	—	ns	
64	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	7	—	10	—	13	—	ns	
65	t _{WL1RL2}	t _{WSR}	Write Command Setup Time (Test Mode)	10	—	10	—	10	—	ns	
66	t _{RL1WH1}	t _{WHR}	Write Command Hold Time (Test Mode)	10	—	10	—	10	—	ns	
67	t _{WH2RL2}	t _{WRP}	WE to RAS Precharge Time (CAS before RAS)	10	—	10	—	10	—	ns	
68	t _{RL1WH2}	t _{WRH}	WE to RAS Hold Time (CAS before RAS)	10	—	10	—	10	—	ns	

9005650 0001029 747


NPN

Notes:

3. Eight Initialization Cycles are required following a 200 μ s pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh Cycles.
4. AC measurements assume $t_f=2\text{ns}$.
5. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
6. Operation within the $t_{\text{RCD}}(\text{max.})$ limit ensures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RCD}}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
7. Operation within the $t_{\text{RAD}}(\text{max.})$ limit ensures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RAD}}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max.})$ limit, then access time is controlled by t_{AA} .
8. Assumes three state test load (500 ohm to 1.4V Thevenin equivalent).
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. $t_{\text{OFF}}(\text{max.})$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels. t_{OFF} only applies when $\overline{\text{RAS}}$ is high.
11. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min.})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min.})$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
13. Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
14. $t_{\text{ASC}} \geq t_{\text{CP}}$ to achieve $t_{\text{PC}}(\text{min.})$ and $t_{\text{CPA}}(\text{max.})$ values.
15. $t_{\text{REF}}=128\text{msec}$ for Long Refresh version (L version).
16. t_{OFF} applies only when $\overline{\text{CAS}}$ is high.
17. Output buffers turn into Hi-Z by the later rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, Therefore t_{OFF} and t_{OFF} are determined by the later rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.


9005650 0001030 469

READ CYCLE




9005650 0001031 3T5

WRITE CYCLE (EARLY WRITE)




9005650 0001032 231

WRITE CYCLE (OE-CONTROLLED WRITE)



9005650 0001033 178


READ-MODIFY-WRITE CYCLE



9005650 0001034 004




EDO (HYPER PAGE) MODE READ CYCLE ($\overline{OE}$ AND $\overline{WE}$ CONTROLLED OUTPUT)



9005650 0001036 987




RAS ONLY REFRESH CYCLE



Note: $\overline{WE}$, $\overline{OE}$ = Don't care.

 : High or Low

CAS BEFORE RAS REFRESH CYCLE




Note: $\overline{OE}$, A0~A10 = Don't care.

$\overline{WE}$ must be high at the falling edge of $\overline{RAS}$ in order to prevent from entering test mode.


 : High or Low

HIDDEN REFRESH CYCLE (READ)




9005650 0001040 308

HIDDEN REFRESH CYCLE (EARLY WRITE)



9005650 0001041 244

TEST MODE SET CYCLE ($\overline{\text{WE}}$, $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE)



Note : TEST MODE ADDRESS KEY

A5 and A6 must be "High".

A4 and A7 must be "Low".

All other address are "Don't care".

 : High or Low

■ The NN51V17405B has a 16 bit parallel Test Mode Function for reducing test time. In the Test Mode, memory configuration is 1M x 16 bits and the Column address A0 and A1 address is ignored.

a. Entering the test mode:

The NN51V17405B test mode is entered by using the test mode set cycle ($\overline{\text{WE}}$, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle).

b. Read/Write operation in test mode:

For Write cycle, data input from each I/O (I/O1 ~ I/O4) is written to 4 bit memory cells (total 16bits) at the same time.

During the read cycle, if the 4 bits of data are equal then a "1" is output from each I/O.

If there is a difference in the read data for a given 4 bit combination, a "0" will be output from that I/O.

c. Exiting the test mode:


The NN51V17405B will exit the test mode by either a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle with $\overline{\text{WE}}$ "high".

d. Refresh during test mode:

During test mode refresh must be executed by a normal Read cycle or a $\overline{\text{WE}}$, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.

9005650 0001042 180

SELF REFRESH MODE



■ The NN51V17405B (L version) has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN51V17405BL Self Refresh Mode is entered by using $\overline{CAS}$ before $\overline{RAS}$ cycle and holding $\overline{RAS}$ and $\overline{CAS}$ signal "low" longer than 300μs.

b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding $\overline{RAS}$ "low" after entering the Self Refresh Mode.

It does not depend on being $\overline{CAS}$ "high" or "low" after entering the Self Refresh Mode for to continue the Self Refresh Mode.

c. Exiting the Self Refresh Mode:

The NN51V17405BL exits the Self Refresh Mode when the $\overline{RAS}$ signal is brought "high".

9005650 0001043 017

ORDERING INFORMATION

NN51V17405BXX(X) - XX

	<u>SPEED</u>	50 : 50ns 60 : 60ns 70 : 70ns
	<u>PACKAGE</u>	J : Plastic SOJ TT : Plastic TSOP TYPE II
	<u>VERSION</u>	BLANK : Standard Version L : Long Refresh Version 128ms Refresh
	<u>DESIGN CODE</u>	B
	<u>MODE</u>	17405 : EDO (Hyper Page) Mode 4M x 4 ,2048 Refresh Cycle
	<u>POWER SUPPLY</u>	V : 3.3V Version

9005650 0001044 T53