

## DESCRIPTION

## Preliminary Specification

The NN51V4260A series is a high performance CMOS Dynamic Random Access Memory organized as 262,144 words by 16 bits. The NN51V4260A series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN51V4260A series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by  $\overline{\text{CAS}}$  which, in essence, acts as an output enable independent of  $\overline{\text{RAS}}$  with very fast  $\overline{\text{CAS}}$  to output access time.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during a 8 ms period.

Multiplexed address inputs permit The NN51V4260A series to be packaged in a standard 40-pin plastic SOJ, 44-pin plastic TSOP TYPEII. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 3.3V  $\pm 10\%$  tolerance and direct interface with high performance TTL logic families.

## FEATURES


- 262,144 × 16 bit Organization
- Single 3.3V  $\pm 10\%$  Power Supply
- Performance Ranges

| Parameter                                                     | -60   | -70   |
|---------------------------------------------------------------|-------|-------|
| Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ ) | 60ns  | 70ns  |
| Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ ) | 15ns  | 20ns  |
| Max. Column Address Access Time ( $t_{\text{AA}}$ )           | 30ns  | 35ns  |
| Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )                | 110ns | 130ns |


- Fast Page Mode Operation
- Separate CAS (UCAS, LCAS) for Byte Selection
- Byte Read/Write Mode Operation
- Low Power Operation
  - Low Standby Current (CMOS level inputs)
    - Standard 1mA
    - L version 100 $\mu$ A
- 512 Refresh Cycles
  - Standard distributed across 8ms
  - L version distributed across 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
  - RAS only
  - CAS before  $\overline{\text{RAS}}$
  - Hidden Refresh
- High Reliability Package
  - Plastic 40pin SOJ (P40SJ-2B0)
  - Plastic 44pin TSOP TYPEII (P44TP-3B4)

9005650 0000554 51T

## PIN CONFIGURATION (TOP VIEW)



40-pin SOJ ( 400mil )  
P40SJ-2B0




44/40-pin TSOP TYPE ( II )  
(400mil)  
P44TP-3B4

### PIN NAMES

|                          |                                             |
|--------------------------|---------------------------------------------|
| A0~A8                    | Address Inputs                              |
| $\overline{\text{RAS}}$  | Row Address Strobe                          |
| $\overline{\text{UCAS}}$ | Column Address Strobe<br>Upper Byte Control |
| LCAS                     | Column Address Strobe<br>Lower Byte Control |
| $\overline{\text{OE}}$   | Output Enable                               |
| I/O1~I/O16               | Data-in / Data-out                          |
| $\overline{\text{WE}}$   | Write Enable                                |
| V <sub>CC</sub>          | +3.3V Supply                                |
| V <sub>SS</sub>          | Ground                                      |
| NC                       | No Connection                               |

# FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| RATING                                                 | SYMBOL                             | VALUE       | UNIT |
|--------------------------------------------------------|------------------------------------|-------------|------|
| Voltage on Any Pin Relative to V <sub>SS</sub>         | V <sub>in</sub> , V <sub>out</sub> | -0.5 to 4.6 | V    |
| Voltage on V <sub>CC</sub> Relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to 4.6 | V    |
| Storage Temperature (Plastic)                          | T <sub>stg</sub>                   | -55 to +125 | °C   |
| Power Dissipation                                      | P <sub>d</sub>                     | 1.0         | W    |
| Ambient Operating Temperature                          | T <sub>a</sub>                     | 0 to +70    | °C   |
| Short Circuit Output Current                           | I <sub>out</sub>                   | 20          | mA   |

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

## DC OPERATING CONDITIONS

| SYMBOL          | PARAMETER                      | MIN. | TYP. | MAX.                 | UNIT |
|-----------------|--------------------------------|------|------|----------------------|------|
| V <sub>CC</sub> | Supply Voltage                 | 3.0  | 3.3  | 3.6                  | V    |
| V <sub>SS</sub> | Supply Voltage                 | 0    | 0    | 0                    | V    |
| V <sub>IH</sub> | Input High Voltage, All Inputs | 2.0  | —    | V <sub>CC</sub> +0.3 | V    |
| V <sub>IL</sub> | Input Low Voltage, All Inputs  | -0.3 | —    | 0.8                  | V    |

Note: All voltage values in this data sheet are with respect to V<sub>SS</sub> unless otherwise specified.

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 3.3V ±10%)**

| SYMBOL           | PARAMETER                                                  | SPEED      | MIN. | MAX.      | UNIT     | TEST CONDITIONS                                                                                                                                                         | NOTES |
|------------------|------------------------------------------------------------|------------|------|-----------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| I <sub>CC1</sub> | Operating Current                                          | -60<br>-70 |      | 115<br>95 | mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS, Address cycling                                                                                                   | 1, 2  |
| I <sub>CC2</sub> | Standby Current                                            |            |      | 1.0       | mA       | RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)                                                                                                                                    |       |
|                  |                                                            |            |      | 2.0       | mA       | RAS = CAS ≥ V <sub>IH</sub>                                                                                                                                             |       |
|                  | Standby Current<br>(L version)                             |            |      | 100       | μA       | RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V)                                          |       |
| I <sub>CC3</sub> | Refresh Current<br>(RAS only refresh)                      | -60<br>-70 |      | 115<br>95 | mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS cycling, CAS = V <sub>IH</sub>                                                                                          | 1     |
| I <sub>CC4</sub> | Fast Page Mode Current                                     | -60<br>-70 |      | 70<br>60  | mA<br>mA | t <sub>PC</sub> = t <sub>PC</sub> (min.)<br>RAS = V <sub>IL</sub><br>CAS, Address cycling                                                                               | 1, 2  |
| I <sub>CC5</sub> | Refresh Current<br>(CAS before RAS refresh)                | -60<br>-70 |      | 115<br>95 | mA<br>mA | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS cycling                                                                                                            | 1     |
| I <sub>CC6</sub> | Refresh Current<br>(L version : CAS before<br>RAS refresh) |            |      | 150       | μA       | 512 cycles / 128ms<br>t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V)<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V) |       |
| I <sub>CC7</sub> | Self Refresh Mode Current<br>(L version)                   |            |      | 150       | μA       | RAS = CAS ≤ (V <sub>SS</sub> + 0.2V)<br>All other input high levels are (V <sub>CC</sub> - 0.2V)<br>or input low levels are (V <sub>SS</sub> + 0.2V)                    |       |
| I <sub>L1</sub>  | Input Leakage Current<br>(Any input pin)                   |            | -10  | 10        | μA       | 0V ≤ V <sub>IH</sub> ≤ 3.3V, Others = 0V                                                                                                                                |       |
| I <sub>L0</sub>  | Output Leakage Current<br>(For high impedance state)       |            | -10  | 10        | μA       | RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.)<br>0V ≤ V <sub>OUT</sub> ≤ 3.6V                                                                              |       |
| V <sub>OH</sub>  | Output High Voltage                                        |            | 2.4  |           | V        | I <sub>OH</sub> = -2.0 mA                                                                                                                                               |       |
| V <sub>OL</sub>  | Output Low Voltage                                         |            |      | 0.4       | V        | I <sub>OL</sub> = 2.0 mA                                                                                                                                                |       |

Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.

2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 3.3V ±10%, f = 1MHz)**

| SYMBOL           | PARAMETER               | MIN. | MAX. | UNIT |
|------------------|-------------------------|------|------|------|
| C <sub>IN1</sub> | Address(A0 ~ A8)        | —    | 5    | pF   |
| C <sub>IN2</sub> | RAS, UCAS, LCAS, WE, OE | —    | 5    | pF   |
| C <sub>OUT</sub> | I/O1 ~ I/O16            | —    | 7    | pF   |

**A.C. OPERATING CONDITIONS ( 0 °C ≤ Ta ≤ 70 °C, V<sub>CC</sub> = 3.3 V ± 10%, V<sub>SS</sub> = 0 V) (NOTES 3, 4, 5)**

| NO. | NOTES                                    |                   | PARAMETER                                                                                                | -60  |      | -70  |      | UNIT | NOTE  |
|-----|------------------------------------------|-------------------|----------------------------------------------------------------------------------------------------------|------|------|------|------|------|-------|
|     | JEDEC                                    | STD.              |                                                                                                          | MIN. | MAX. | MIN. | MAX. |      |       |
| 1   | t <sub>CL1QV</sub>                       | t <sub>CAC</sub>  | Access Time from $\overline{\text{CAS}}$                                                                 | —    | 15   | —    | 20   | ns   | 6,13  |
| 2   | t <sub>CH2QV</sub>                       | t <sub>CPA</sub>  | Access Time from $\overline{\text{CAS}}$ Precharge                                                       | —    | 35   | —    | 40   | ns   | 13,14 |
| 3   | t <sub>AVQV</sub>                        | t <sub>AA</sub>   | Access Time from Column Address                                                                          | —    | 30   | —    | 35   | ns   | 7,13  |
| 4   | t <sub>RL1QV</sub>                       | t <sub>RAC</sub>  | Access Time from $\overline{\text{RAS}}$                                                                 | —    | 60   | —    | 70   | ns   | 6,7   |
| 5   | t <sub>RL1CH1</sub>                      | t <sub>CSH</sub>  | $\overline{\text{CAS}}$ Hold Time                                                                        | 60   | —    | 70   | —    | ns   |       |
| 6   | t <sub>RL1CH1</sub>                      | t <sub>CHR</sub>  | $\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)      | 10   | —    | 10   | —    | ns   |       |
| 7   | t <sub>RL1CX</sub>                       | t <sub>CHS</sub>  | $\overline{\text{CAS}}$ Precharge Time (Self Refresh Mode)                                               | -50  | —    | -50  | —    | ns   |       |
| 8   | t <sub>CH2CL2</sub>                      | t <sub>CPN</sub>  | $\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | 10   | —    | 10   | —    | ns   |       |
| 9   | t <sub>CH2CL2</sub>                      | t <sub>CP</sub>   | $\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)                                                  | 5    | —    | 5    | —    | ns   | 14    |
| 10  | t <sub>CL1CH1</sub>                      | t <sub>CAS</sub>  | $\overline{\text{CAS}}$ Pulse Width                                                                      | 15   | 100K | 20   | 100K | ns   |       |
| 11  | t <sub>CL1RL2</sub>                      | t <sub>CSR</sub>  | $\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)     | 5    | —    | 5    | —    | ns   |       |
| 12  | t <sub>CL1QX</sub>                       | t <sub>CLZ</sub>  | $\overline{\text{CAS}}$ to Output in Low-Z                                                               | 0    | —    | 0    | —    | ns   | 8     |
| 13  | t <sub>CH2RL2</sub>                      | t <sub>CRP</sub>  | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time                                        | 5    | —    | 5    | —    | ns   |       |
| 14  | t <sub>CL1WL2</sub>                      | t <sub>CWD</sub>  | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time                                             | 45   | —    | 50   | —    | ns   | 11    |
| 15  | t <sub>CL1AX</sub>                       | t <sub>CAH</sub>  | Column Address Hold Time                                                                                 | 15   | —    | 15   | —    | ns   |       |
| 16  | t <sub>RL1AX</sub>                       | t <sub>AR</sub>   | Column Address Hold Time Referenced to $\overline{\text{RAS}}$                                           | 40   | —    | 40   | —    | ns   |       |
| 17  | t <sub>AVCL2</sub>                       | t <sub>ASC</sub>  | Column Address Setup Time                                                                                | 0    | —    | 0    | —    | ns   | 14    |
| 18  | t <sub>AVRH1</sub>                       | t <sub>RAL</sub>  | Column Address to $\overline{\text{RAS}}$ Lead Time                                                      | 30   | —    | 35   | —    | ns   |       |
| 19  | t <sub>AVWL2</sub>                       | t <sub>AWD</sub>  | Column Address to $\overline{\text{WE}}$ Delay Time                                                      | 60   | —    | 65   | —    | ns   | 11    |
| 20  | t <sub>CL1DX</sub><br>t <sub>WL1DX</sub> | t <sub>DH</sub>   | Data Hold Time                                                                                           | 10   | —    | 10   | —    | ns   | 12    |
| 21  | t <sub>DVCL2</sub><br>t <sub>DVWL2</sub> | t <sub>DS</sub>   | Data Setup Time                                                                                          | 0    | —    | 0    | —    | ns   | 12    |
| 22  | t <sub>OL1QV</sub>                       | t <sub>OEA</sub>  | $\overline{\text{OE}}$ Access Time                                                                       | —    | 15   | —    | 20   | ns   |       |
| 23  | t <sub>WL1OL2</sub>                      | t <sub>OEH</sub>  | $\overline{\text{OE}}$ Command Hold Time                                                                 | 15   | —    | 20   | —    | ns   |       |
| 24  | t <sub>CH2QV</sub>                       | t <sub>OED</sub>  | $\overline{\text{OE}}$ to Data Delay Time                                                                | 10   | —    | 10   | —    | ns   |       |
| 25  | t <sub>CH2QZ</sub>                       | t <sub>OFF</sub>  | Output Buffer Turn-off Delay Time                                                                        | 0    | 15   | 0    | 20   | ns   | 10    |
| 26  | t <sub>OH2QX</sub>                       | t <sub>OEZ</sub>  | Output Buffer Turn-off Delay Time Referenced to $\overline{\text{OE}}$                                   | 0    | 15   | 0    | 15   | ns   |       |
| 27  | t <sub>CL1RH1</sub>                      | t <sub>RSH</sub>  | $\overline{\text{RAS}}$ Hold Time                                                                        | 15   | —    | 20   | —    | ns   |       |
| 28  | t <sub>OL1RH1</sub>                      | t <sub>ROH</sub>  | $\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$                                   | 10   | —    | 10   | —    | ns   |       |
| 29  | t <sub>RH2RL2</sub>                      | t <sub>RP</sub>   | $\overline{\text{RAS}}$ Precharge Time                                                                   | 30   | —    | 40   | —    | ns   |       |
| 30  | t <sub>RH2RL2</sub>                      | t <sub>RPS</sub>  | $\overline{\text{RAS}}$ Precharge Time (Self Refresh Mode)                                               | 110  | —    | 130  | —    | ns   |       |
| 31  | t <sub>RL1RH1</sub>                      | t <sub>RAS</sub>  | $\overline{\text{RAS}}$ Pulse Width                                                                      | 60   | 100K | 70   | 100K | ns   |       |
| 32  | t <sub>RL1RH1</sub>                      | t <sub>RASP</sub> | $\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)                                                     | 60   | 100K | 70   | 100K | ns   |       |
| 33  | t <sub>RL1RH1</sub>                      | t <sub>RASS</sub> | $\overline{\text{RAS}}$ Pulse Width (Self Refresh Mode)                                                  | 300  | —    | 300  | —    | μs   |       |
| 34  | t <sub>RL1CL1</sub>                      | t <sub>RCD</sub>  | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time                                            | 13   | 45   | 13   | 50   | ns   | 6     |
| 35  | t <sub>RH2CL2</sub>                      | t <sub>RPC</sub>  | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time                                        | 10   | —    | 10   | —    | ns   |       |
| 36  | t <sub>RL1AV</sub>                       | t <sub>RAD</sub>  | $\overline{\text{RAS}}$ to Column Address Delay Time                                                     | 11   | 30   | 11   | 35   | ns   | 7     |
| 37  | t <sub>RL1WL2</sub>                      | t <sub>RWD</sub>  | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time                                             | 90   | —    | 100  | —    | ns   | 11    |
| 38  | t <sub>CH2WL2</sub>                      | t <sub>RCH</sub>  | Read Command Hold Time                                                                                   | 0    | —    | 0    | —    | ns   | 9     |

■ 9005650 0000558 165 ■  
343


**NPN** 

| NO. | SYMBOL       |            | PARAMETER                                     | -60  |      | -70  |      | UNIT | NOTE  |
|-----|--------------|------------|-----------------------------------------------|------|------|------|------|------|-------|
|     | JEDEC        | STD.       |                                               | MIN. | MAX. | MIN. | MAX. |      |       |
| 39  | $t_{RH2WL2}$ | $t_{RRH}$  | Read Command Hold Time Referenced to RAS      | 10   | —    | 10   | —    | ns   | 9     |
| 40  | $t_{WH2CL2}$ | $t_{RCS}$  | Random Command Setup Time                     | 0    | —    | 0    | —    | ns   |       |
| 41  | $t_{RL2RL2}$ | $t_{RC}$   | Random Read or Write Cycle Time               | 110  | —    | 130  | —    | ns   |       |
| 42  | $t_{CL2CL2}$ | $t_{PC}$   | Read or Write Cycle Time (Fast Page Mode)     | 40   | —    | 45   | —    | ns   | 13,14 |
| 43  | $t_{RL2RL2}$ | $t_{RMW}$  | Read-Modify-Write Cycle Time                  | 165  | —    | 185  | —    | ns   |       |
| 44  | $t_{CL2CL2}$ | $t_{PRMW}$ | Read-Modify-Write Cycle Time (Fast Page Mode) | 95   | —    | 100  | —    | ns   | 13,14 |
| 45  | $t_{REF}$    | $t_{REF}$  | Refresh Period                                | —    | 8    | —    | 8    | ms   | 15    |
| 46  | $t_{RL1AX}$  | $t_{RAH}$  | Row Address Hold Time                         | 8    | —    | 8    | —    | ns   |       |
| 47  | $t_{AVRL2}$  | $t_{ASR}$  | Row Address Setup Time                        | 0    | —    | 0    | —    | ns   |       |
| 48  | $t_T$        | $t_T$      | Transition Time (Rise and Fall)               | 2    | 50   | 2    | 50   | ns   | 4,5   |
| 49  | $t_{CL1WH1}$ | $t_{WCH}$  | Write Command Hold Time                       | 10   | —    | 15   | —    | ns   |       |
| 50  | $t_{WL1WH1}$ | $t_{WP}$   | Write Command Pulse Width                     | 10   | —    | 15   | —    | ns   |       |
| 51  | $t_{WL1CL2}$ | $t_{WCS}$  | Write Command Setup Time                      | 0    | —    | 0    | —    | ns   | 11    |
| 52  | $t_{WL1CH1}$ | $t_{CWL}$  | Write Command to $\overline{CAS}$ Lead Time   | 15   | —    | 20   | —    | ns   |       |
| 53  | $t_{WL1RH1}$ | $t_{RWL}$  | Write Command to $\overline{RAS}$ Lead Time   | 15   | —    | 20   | —    | ns   |       |


**Notes:**

- Eight Initialization Cycles are required following a 200 $\mu$ s pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles,  $\overline{CAS}$  before RAS refresh Cycles.
- AC measurements assume  $t_T=3$ ns. All AC parameters are measured with  $V_{IL}(\text{min.}) \geq V_{SS}$  and  $V_{IH}(\text{max.}) \leq V_{CC}$  and with a load equivalent to two TTL loads and 100pF.
- $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
- Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- $t_{OFF}(\text{max.})$  defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in read-modify-write cycles.
- Access time is determined by the longer of  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$ .
- $t_{ASC} \geq t_{CP}$  to achieve  $t_{PC}(\text{min.})$  and  $t_{CPA}(\text{max.})$  values.
- $t_{REF}=128$ msec for Long Refresh version (L version).


# WORD READ CYCLE




**BYTE READ CYCLE**




# WORD WRITE CYCLE (EARLY WRITE)




**BYTE WRITE CYCLE (EARLY WRITE)**




WORD WRITE CYCLE (OE-CONTROLLED WRITE)



**BYTE WRITE CYCLE ( $\overline{\text{OE}}$ -CONTROLLED WRITE)**




# WORD READ-MODIFY-WRITE CYCLE




9005650 0000566 231

**BYTE READ-MODIFY-WRITE CYCLE**





**FAST PAGE MODE BYTE READ CYCLE**











**FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE**




# **RAS ONLY REFRESH CYCLE**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low

# **CAS BEFORE RAS REFRESH CYCLE**



Note:  $\overline{WE}$ ,  $\overline{OE}$ , A0~A8 = Don't care.


 : High or Low

9005650 0000574 308


359

**NPN**


**HIDDEN REFRESH CYCLE (WORD READ)**




# HIDDEN REFRESH CYCLE (BYTE READ)




**HIDDEN REFRESH CYCLE (EARLY WORD WRITE)**



# HIDDEN REFRESH CYCLE (EARLY BYTE WRITE)



## SELF REFRESH MODE



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low

■ The NN51V4260AL version has a Self Refresh Mode.

**a. Entering the Self Refresh Mode:**

The NN51V4260AL Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  cycle and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal "low" longer than 300 $\mu$ s.

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{RAS}$  "low" after entering the Self Refresh Mode. It does not depend on  $\overline{CAS}$  being "high" or "low" after entering the Self Refresh Mode to continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The NN51V4260AL exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought "high".

## ORDERING INFORMATION

### NN51V4260AXX(X) - XX

|                     |                                                                       |
|---------------------|-----------------------------------------------------------------------|
| <u>SPEED</u>        | 60 : 60ns<br>70 : 70ns                                                |
| <u>PACKAGE</u>      | J : Plastic SOJ<br>TT : Plastic TSOP TYPEII                           |
| <u>VERSION</u>      | BLANK : Standard Version<br>L : Long Refresh Version<br>128ms Refresh |
| <u>DESIGN CODE</u>  | A : NN51V4260A series                                                 |
| <u>MODE</u>         | 4260 : Fast Page<br>2CAS ,256K x 16 ,512refresh cycle                 |
| <u>POWER SUPPLY</u> | V : 3.3V Version                                                      |