

NNT1 DIE

N-Channel JFET Pair

T-31-27

The NNT die is a monolithic pairs of n-channel JFETs designed to provide very high input impedance for differential amplification and impedance matching. Among its many unique features, this series offers operating gate current specified at -250 fA , high gain at low operating currents, and tight matching. Die are supplied with 100% visual sort to the criteria of MIL-STD-750C, Method 2072.

NNT1CHP*
U423
*Meets or exceeds specification for all part numbers listed below


For additional design information please consult the typical performance curves.

DESIGNED FOR:

- Ultra-Low Leakage FET Input Op Amps
- pH Meters
- Electrometers

FEATURES

- Ultra-High Input Impedance
- Good Voltage Gain
- Low Noise



Back of Chip is Substrate
Nominal Thickness
0.009 inches
0.228 mm

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Drain Voltage	V_{GD}	-40	V
Gate-Source Voltage	V_{GS}	-40	
Gate-Gate Voltage	V_{GG}	± 40	
Gate Current	I_G	10	mA
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$



NNT1 DIE

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	MIN	MAX	UNIT	
STATIC							
Gate-Source Breakdown Voltage	V _{(BR)GSS}	I _G = -1 μA, V _{DS} = 0 V	-60	-40		V	
Gate-Gate Breakdown Voltage	V _{GG}	I _G = -1 μA, I _D = 0 nA, I _S = 0	±55	±40			
Gate-Source Cutoff Voltage	V _{GS(OFF)}	V _{DS} = 10 V, I _D = 1 nA	-1.2	-0.4	-2		
Saturation Drain Current ^c	I _{DSS}	V _{DS} = 10 V, V _{GS} = 0 V	400	60	1000		
Gate Reverse Current	I _{GSS}	V _{GS} = -20 V, V _{DS} = 0 V	-0.6			μA	
		T _A = 125°C	-0.3			pA	
Gate Operating Current	I _G	V _{DG} = 10 V, I _D = 30 μA	-0.2			nA	
		T _A = 125°C	-150			pA	
Drain-Source On-Resistance	r _{DS(ON)}	V _{GS} = 0 V, I _D = 10 μA	2000			Ω	
Gate-Source Voltage	V _{GS}	V _{DG} = 10 V, I _D = 30 μA	-0.8			V	
Gate-Source Forward Voltage	V _{GS(F)}	V _{DS} = 0 V, I _G = 1 mA	0.7				
DYNAMIC							
Common-Source Forward Transconductance	g _{fs}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 kHz	0.6			mS	
Common-Source Output Conductance	g _{os}		4			μS	
Common-Source Forward Transconductance	g _{fs}	V _{DG} = 10 V, I _D = 30 μA, f = 1 kHz	0.2			mS	
Common-Source Output Conductance	g _{os}		0.4			μS	
Common-Source Input Capacitance	C _{iss}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz	1.4			pF	
Common-Source Reverse Transfer Capacitance	C _{rss}		0.7				
Equivalent Input Noise Voltage	e _n	V _{DG} = 10 V, I _D = 30 μA, f = 10 Hz	30			nV/ √Hz	
MATCHING							
Differential Gate-Source Voltage	V _{GS1} - V _{GS2}	I _D = 30 μA, V _{DG} = 10 V	14		25	mV	
Gate-Source Voltage Differential Change with Temperature	^A V _{GS1} - V _{GS2} ΔT	I _D = 30 μA, V _{DG} = 10 V	T = -55 to 25°C	25		μV/°C	
			T = 25 to 125°C	25			
Common Mode Rejection Ratio	CMRR	V _{DG} = 10 to 20 V, I _D = 30 μA	102			dB	

NOTES:

a. $T_A = 25^\circ C$ unless otherwise noted.

b. For design aid only, not subject to production testing.

c. Pulse test; $PW = 300 \mu s$, duty cycle $\leq 3\%$.