

NNT1 DIE

N-Channel JFET Pair



T-31-27

The NNT die is a monolithic pairs of n-channel JFETs designed to provide very high input impedance for differential amplification and impedance matching. Among its many unique features, this series offers operating gate current specified at -250 fA , high gain at low operating currents, and tight matching. Die are supplied with 100% visual sort to the criteria of MIL-STD-750C, Method 2072.

For additional design information please consult the typical performance curves.


DESIGNED FOR:

- Ultra-Low Leakage FET Input Op Amps
- pH Meters
- Electrometers

FEATURES

- Ultra-High Input Impedance
- Good Voltage Gain
- Low Noise

NNT1CHP*
U423
*Meets or exceeds specification for all part numbers listed below



Back of Chip is Substrate
 Nominal Thickness
 0.009 inches
 0.228 mm

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Drain Voltage	V_{GD}	-40	V
Gate-Source Voltage	V_{GS}	-40	
Gate-Gate Voltage	V_{GG}	± 40	
Gate Current	I_G	10	mA
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$



NNT1 DIE

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	MIN	MAX	UNIT	
STATIC							
Gate-Source Breakdown Voltage	$V_{(BR)GSS}$	$I_G = -1 \mu A, V_{DS} = 0 V$	-60	-40		V	
Gate-Gate Breakdown Voltage	V_{GG}	$I_G = -1 \mu A, I_D = 0 nA, I_S = 0$	± 55	± 40			
Gate-Source Cutoff Voltage	$V_{GS(OFF)}$	$V_{DS} = 10 V, I_D = 1 nA$	-1.2	-0.4	-2		
Saturation Drain Current ^c	I_{DSS}	$V_{DS} = 10 V, V_{GS} = 0 V$	400	60	1000	μA	
Gate Reverse Current	I_{GSS}	$V_{GS} = -20 V, V_{DS} = 0 V$	-0.6			pA	
		$T_A = 125^\circ C$	-0.3			nA	
Gate Operating Current	I_G	$V_{DG} = 10 V, I_D = 30 \mu A$	-0.2			pA	
		$T_A = 125^\circ C$	-150				
Drain-Source On-Resistance	$r_{DS(ON)}$	$V_{GS} = 0 V, I_D = 10 \mu A$	2000			Ω	
Gate-Source Voltage	V_{GS}	$V_{DG} = 10 V, I_D = 30 \mu A$	-0.8			V	
Gate-Source Forward Voltage	$V_{GS(F)}$	$V_{DS} = 0 V, I_G = 1 mA$	0.7				
DYNAMIC							
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 10 V, V_{GS} = 0 V, f = 1 kHz$	0.6			mS	
Common-Source Output Conductance	g_{os}		4			μS	
Common-Source Forward Transconductance	g_{fs}	$V_{DG} = 10 V, I_D = 30 \mu A, f = 1 kHz$	0.2			mS	
Common-Source Output Conductance	g_{os}		0.4			μS	
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz$	1.4			pF	
Common-Source Reverse Transfer Capacitance	C_{rss}		0.7				
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DG} = 10 V, I_D = 30 \mu A, f = 10 Hz$	30			$\frac{nV}{\sqrt{Hz}}$	
MATCHING							
Differential Gate-Source Voltage	$ V_{GS1} - V_{GS2} $	$I_D = 30 \mu A, V_{DG} = 10 V$	14		25	mV	
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	$I_D = 30 \mu A, V_{DG} = 10 V$	$T = -55 \text{ to } 25^\circ C$	25		$\mu V/^\circ C$	
			$T = 25 \text{ to } 125^\circ C$	25			
Common Mode Rejection Ratio	CMRR	$V_{DG} = 10 \text{ to } 20 V, I_D = 30 \mu A$	102			dB	

NOTES:

- a. $T_A = 25^\circ C$ unless otherwise noted.
 b. For design aid only, not subject to production testing.
 c. Pulse test; PW = 300 μS , duty cycle $\leq 3\%$.