

NNZ1 DIE

N-Channel JFET Pair



T-31-27

The NNZ1 Die is a monolithic pair of JFETs. The die features high speed amplification (slew rate), high gain (typically > 6 mS), and low gate leakage (typically < 1 pA). This performance makes these devices perfect for use as wideband differential amplifiers in demanding test and measurement applications. Die are supplied with 100% visual sort to the criteria of MIL-STD-750C, Method 2072.

NNZ1CHP*
SST440 SST441
*Meets or exceeds specification for all part numbers listed below


For additional design information please consult the typical performance curves NNZ.

DESIGNED FOR:

- High-Frequency Amplifiers
- Mixers
- Oscillators
- Hybrid Op Amps

FEATURES

- High Gain
- Low Input Capacitance



Back of Chip is Substrate

Nominal Thickness
0.009 inches
0.228 mm

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Drain Voltage	V_{GD}	-25	V
Gate-Source Voltage	V_{GS}	-25	
Gate Current	I_G	50	mA
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$



NNZ1 DIE

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS		TYP ^b	MIN	MAX	UNIT
STATIC							
Gate-Source Breakdown Voltage	V _{(BR)GSS}	I _G = -1 μA, V _{DS} = 0 V		-35	-25		V
Gate-Source Cutoff Voltage	V _{GS(OFF)}	V _{DS} = 10 V, I _D = 1 nA		-3.5	-1	-5	
Saturation Drain Current ^c	I _{DSS}	V _{DS} = 10 V, V _{GS} = 0 V		15	7	30	mA
Gate Reverse Current	I _{GSS}	V _{GS} = -15 V, V _{DS} = 0 V		-1			pA
		T _A = 150°C		-2			nA
Gate Operating Current	I _G	V _{DG} = 10 V, I _D = 5 mA		-1			pA
		T _A = 125°C		-0.3			nA
Gate-Source Voltage	V _{GS}	V _{DG} = 10 V, I _D = 5 mA		-1.5			V
Gate-Source Forward Voltage	V _{GS(F)}	V _{DS} = 0 V, I _G = 1 mA		0.7			
DYNAMIC							
Common-Source Forward Transconductance	g _{fs}	V _{DS} = 10 V, I _D = 5 mA, f = 1 kHz		6			mS
Common-Source Output Conductance	g _{os}			20			μS
Common-Source Forward Transconductance	g _{fs}	V _{DG} = 10 V, I _D = 5 mA, f = 100 MHz		6			mS
Common-Source Output Conductance	g _{os}			30			μS
Common-Source Input Capacitance	C _{iss}			3.5			pF
Common-Source Reverse Transfer Capacitance	C _{rss}	V _{DS} = 10 V, I _D = 5 mA, f = 1 kHz		1			
Equivalent Input Noise Voltage	$\bar{e}_n$	V _{DS} = 10 V, I _D = 5 mA, f = 10 kHz		4			$\frac{nV}{\sqrt{Hz}}$
Noise Figure	NF	R _G = 100 kΩ		0.1			dB
MATCHING							
Differential Gate-Source Voltage	V _{GS1} - V _{GS2}	I _D = 5 mA, V _{DG} = 10 V		7		10	mV
Gate-Source Voltage Differential Change with Temperature	$\Delta \frac{ V_{GS1} - V_{GS2} }{\Delta T}$	I _D = 5 mA V _{DG} = 10 V	T = -55 to 25°C	10			μV/°C
			T = 25 to 125°C	10			
Saturation Drain Current Ratio	$\frac{I_{DSS1}}{I_{DSS2}}$	V _{DS} = 10 V, V _{GS} = 0 V		0.98			
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	V _{DG} = 10 V, I _D = 5 mA, f = 1 kHz		0.98			
Differential Gate Current	I _{G1} - I _{G2}	V _{DG} = 10 V, I _D = 5 mA, T _A = 125°C		0.005			nA
Common Mode Rejection Ratio	CMRR	V _{DD} = 5 to 10 V, I _D = 5 mA		90			dB

NOTES:

a. $T_A = 25^\circ C$ unless otherwise noted.

b. For design aid only, not subject to production testing.

c. Pulse test; $PW = 300 \mu S$, duty cycle $\leq 3\%$.