

---

# HB56A272E-5/6/7

2,097,152-word×72-bit High Density Dynamic RAM Module

## HITACHI

ADE-203-743A (Z)

Rev. 1.0

Feb. 20, 1997

---

### Description

The HB56A272E belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications. The HB56A272E is a 2M × 72 dynamic RAM module, mounted 9 pieces of 16-Mbit DRAM (HM5117800) sealed in TSOP package and 2 pieces of 16-bit BiCMOS line driver (74ABT16244) sealed in TSSOP package. An outline of the HB56A272E is 168-pin socket type package (dual lead out). Therefore, the HB56A272E makes high density mounting possible without surface mount technology. The HB56A272E provides common data inputs and outputs. Decoupling capacitors are mounted on the module board.

### Features

- 168-pin socket type package (Dual lead out)
  - Outline: 133.35 mm (Length) × 25.40 mm (Height) × 4.00 mm (Thickness)
  - Lead pitch: 1.27 mm
- Single 5 V (±5%) supply
- High speed
  - Access time:  $t_{RAC} = 50/60/70$  ns (max)
  - $t_{CAC} = 18/20/23$  ns (max)
- Low power dissipation
  - Active mode: 5.53/5.06/4.59 W (max)
  - Standby mode (TTL): 431 mW (max)
  - (CMOS): 383 mW (max)
- Buffered input except  $\overline{RAS}$  and DQ
- 4 byte interleave enabled, dual address input (A0/B0)
- JEDEC standard outline buffered 8-byte DIMM
- Fast page mode capability
- 2,048 refresh cycles: 32 ms
- 2 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{CAS}$ -before- $\overline{RAS}$  refresh
- TTL compatible

---

## HB56A272E-5/6/7


---

### Ordering Information

| Type No.    | Access time | Package                            | Contact pad |
|-------------|-------------|------------------------------------|-------------|
| HB56A272E-5 | 50 ns       | 168-pin dual lead out socket type. | Gold        |
| HB56A272E-6 | 60 ns       |                                    |             |
| HB56A272E-7 | 70 ns       |                                    |             |

---

### Pin Arrangement



## Pin Arrangement

| Pin No. | Pin name                | Pin No. | Pin name                | Pin No. | Pin name        | Pin No. | Pin name                |
|---------|-------------------------|---------|-------------------------|---------|-----------------|---------|-------------------------|
| 1       | V <sub>SS</sub>         | 43      | V <sub>SS</sub>         | 85      | V <sub>SS</sub> | 127     | V <sub>SS</sub>         |
| 2       | DQ0                     | 44      | $\overline{\text{OE2}}$ | 86      | DQ36            | 128     | NC                      |
| 3       | DQ1                     | 45      | $\overline{\text{RE2}}$ | 87      | DQ37            | 129     | NC                      |
| 4       | DQ2                     | 46      | $\overline{\text{CE4}}$ | 88      | DQ38            | 130     | NC                      |
| 5       | DQ3                     | 47      | NC                      | 89      | DQ39            | 131     | NC                      |
| 6       | V <sub>CC</sub>         | 48      | $\overline{\text{WE2}}$ | 90      | V <sub>CC</sub> | 132     | $\overline{\text{PDE}}$ |
| 7       | DQ4                     | 49      | V <sub>CC</sub>         | 91      | DQ40            | 133     | V <sub>CC</sub>         |
| 8       | DQ5                     | 50      | NC                      | 92      | DQ41            | 134     | NC                      |
| 9       | DQ6                     | 51      | NC                      | 93      | DQ42            | 135     | NC                      |
| 10      | DQ7                     | 52      | DQ18                    | 94      | DQ43            | 136     | DQ54                    |
| 11      | DQ8                     | 53      | DQ19                    | 95      | DQ44            | 137     | DQ55                    |
| 12      | V <sub>SS</sub>         | 54      | V <sub>SS</sub>         | 96      | V <sub>SS</sub> | 138     | V <sub>SS</sub>         |
| 13      | DQ9                     | 55      | DQ20                    | 97      | DQ45            | 139     | DQ56                    |
| 14      | DQ10                    | 56      | DQ21                    | 98      | DQ46            | 140     | DQ57                    |
| 15      | DQ11                    | 57      | DQ22                    | 99      | DQ47            | 141     | DQ58                    |
| 16      | DQ12                    | 58      | DQ23                    | 100     | DQ48            | 142     | DQ59                    |
| 17      | DQ13                    | 59      | V <sub>CC</sub>         | 101     | DQ49            | 143     | V <sub>CC</sub>         |
| 18      | V <sub>CC</sub>         | 60      | DQ24                    | 102     | V <sub>CC</sub> | 144     | DQ60                    |
| 19      | DQ14                    | 61      | NC                      | 103     | DQ50            | 145     | NC                      |
| 20      | DQ15                    | 62      | NC                      | 104     | DQ51            | 146     | NC                      |
| 21      | DQ16                    | 63      | NC                      | 105     | DQ52            | 147     | NC                      |
| 22      | DQ17                    | 64      | NC                      | 106     | DQ53            | 148     | NC                      |
| 23      | V <sub>SS</sub>         | 65      | DQ25                    | 107     | V <sub>SS</sub> | 149     | DQ61                    |
| 24      | NC                      | 66      | DQ26                    | 108     | NC              | 150     | DQ62                    |
| 25      | NC                      | 67      | DQ27                    | 109     | NC              | 151     | DQ63                    |
| 26      | V <sub>CC</sub>         | 68      | V <sub>SS</sub>         | 110     | V <sub>CC</sub> | 152     | V <sub>SS</sub>         |
| 27      | $\overline{\text{WE0}}$ | 69      | DQ28                    | 111     | NC              | 153     | DQ64                    |
| 28      | $\overline{\text{CE0}}$ | 70      | DQ29                    | 112     | NC              | 154     | DQ65                    |
| 29      | NC                      | 71      | DQ30                    | 113     | NC              | 155     | DQ66                    |
| 30      | $\overline{\text{RE0}}$ | 72      | DQ31                    | 114     | NC              | 156     | DQ67                    |
| 31      | $\overline{\text{OE0}}$ | 73      | V <sub>CC</sub>         | 115     | NC              | 157     | V <sub>CC</sub>         |
| 32      | V <sub>SS</sub>         | 74      | DQ32                    | 116     | V <sub>SS</sub> | 158     | DQ68                    |
| 33      | A0                      | 75      | DQ33                    | 117     | A1              | 159     | DQ69                    |
| 34      | A2                      | 76      | DQ34                    | 118     | A3              | 160     | DQ70                    |

## HB56A272E-5/6/7

| Pin No. | Pin name        | Pin No. | Pin name               | Pin No. | Pin name        | Pin No. | Pin name               |
|---------|-----------------|---------|------------------------|---------|-----------------|---------|------------------------|
| 35      | A4              | 77      | DQ35                   | 119     | A5              | 161     | DQ71                   |
| 36      | A6              | 78      | V <sub>ss</sub>        | 120     | A7              | 162     | V <sub>ss</sub>        |
| 37      | A8              | 79      | PD1                    | 121     | A9              | 163     | PD2                    |
| 38      | A10             | 80      | PD3                    | 122     | NC              | 164     | PD4                    |
| 39      | NC              | 81      | PD5                    | 123     | NC              | 165     | PD6                    |
| 40      | V <sub>cc</sub> | 82      | PD7                    | 124     | V <sub>cc</sub> | 166     | PD8                    |
| 41      | NC              | 83      | ID0 (V <sub>ss</sub> ) | 125     | NC              | 167     | ID1 (V <sub>ss</sub> ) |
| 42      | NC              | 84      | V <sub>cc</sub>        | 126     | B0              | 168     | V <sub>cc</sub>        |

### Pin Description

| Pin name                         | Function                                                                                                                                                                   |
|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A0 to A10, B0                    | Address input <ul style="list-style-type: none"><li>•Row address : A0 to A10, B0</li><li>•Column address : A0 to A9, B0</li><li>•Refresh address : A0 to A10, B0</li></ul> |
| DQ0 to DQ71                      | Data-in/data-out                                                                                                                                                           |
| $\overline{RE}0, \overline{RE}2$ | Row address strobe ( $\overline{RAS}$ )                                                                                                                                    |
| $\overline{CE}0, \overline{CE}4$ | Column address strobe ( $\overline{CAS}$ )                                                                                                                                 |
| $\overline{WE}0, \overline{WE}2$ | Read/Write enable                                                                                                                                                          |
| $\overline{OE}0, \overline{OE}2$ | Output enable                                                                                                                                                              |
| V <sub>cc</sub>                  | Power supply                                                                                                                                                               |
| V <sub>ss</sub>                  | Ground                                                                                                                                                                     |
| PD1 to PD8                       | Presence detect                                                                                                                                                            |
| ID0, ID1                         | ID bit                                                                                                                                                                     |
| PDE                              | Presence detect enable                                                                                                                                                     |
| NC                               | No connection                                                                                                                                                              |

**Presence Detect Pin Assignment**


| Pin name | Pin No. | $\overline{\text{PDE}} = \text{Low}$ |       |       | $\overline{\text{PDE}} = \text{High}$ |
|----------|---------|--------------------------------------|-------|-------|---------------------------------------|
|          |         | 50 ns                                | 60 ns | 70 ns | All                                   |
| PD1      | 79      | 1                                    | 1     | 1     | High-Z                                |
| PD2      | 163     | 0                                    | 0     | 0     | High-Z                                |
| PD3      | 80      | 0                                    | 0     | 0     | High-Z                                |
| PD4      | 164     | 1                                    | 1     | 1     | High-Z                                |
| PD5      | 81      | 0                                    | 0     | 0     | High-Z                                |
| PD6      | 165     | 0                                    | 1     | 0     | High-Z                                |
| PD7      | 82      | 0                                    | 1     | 1     | High-Z                                |
| PD8      | 166     | 0                                    | 0     | 0     | High-Z                                |

Note: 1: High level (driver output)

0: Low level (driver output)

# HB56A272E-5/6/7

## Block Diagram



**Absolute Maximum Ratings**

| Parameter                               | Symbol    | Value        | Unit |
|-----------------------------------------|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | -0.5 to +7.0 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{CC}$  | -0.5 to +7.0 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_t$     | 10           | W    |
| Operating temperature                   | $T_{opr}$ | 0 to +70     | °C   |
| Storage temperature                     | $T_{stg}$ | -55 to +125  | °C   |

**Recommended DC Operating Conditions ( $T_a = 0$  to  $70^\circ\text{C}$ )**

| Parameter          | Symbol   | Min  | Type | Max  | Unit | Note |
|--------------------|----------|------|------|------|------|------|
| Supply voltage     | $V_{SS}$ | 0    | 0    | 0    | V    |      |
|                    | $V_{CC}$ | 4.75 | 5.0  | 5.25 | V    | 1    |
| Input high voltage | $V_{IH}$ | 2.4  | —    | 5.5  | V    | 1    |
| Input low voltage  | $V_{IL}$ | -0.5 | —    | 0.8  | V    | 1    |

Note: 1. All voltage referred to  $V_{SS}$ .

## HB56A272E-5/6/7

**DC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                      | Symbol    | 50 ns |          | 60 ns |          | 70 ns |          | Unit          | Test conditions                                                                                | Notes |
|--------------------------------|-----------|-------|----------|-------|----------|-------|----------|---------------|------------------------------------------------------------------------------------------------|-------|
|                                |           | Min   | Max      | Min   | Max      | Min   | Max      |               |                                                                                                |       |
| Operating current              | $I_{CC1}$ | —     | 1054     | —     | 964      | —     | 874      | mA            | $t_{RC} = \min$                                                                                | 1, 2  |
| Standby current                | $I_{CC2}$ | —     | 82       | —     | 82       | —     | 82       | mA            | TTL interface<br>$\overline{RAS}, \overline{CAS} = V_{IH}$<br>Dout = High-Z                    |       |
|                                |           | —     | 73       | —     | 73       | —     | 73       | mA            | CMOS interface<br>$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2\text{ V}$<br>Dout = High-Z |       |
| RAS-only refresh current       | $I_{CC3}$ | —     | 1054     | —     | 964      | —     | 874      | mA            | $t_{RC} = \min$                                                                                | 2     |
| Standby current                | $I_{CC5}$ | —     | 109      | —     | 109      | —     | 109      | mA            | $\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$<br>Dout = enable                            | 1     |
| CAS-before-RAS refresh current | $I_{CC6}$ | —     | 1054     | —     | 964      | —     | 874      | mA            | $t_{RC} = \min$                                                                                |       |
| Fast page mode current         | $I_{CC7}$ | —     | 964      | —     | 874      | —     | 829      | mA            | $t_{RC} = \min$                                                                                | 1, 3  |
| Input leakage current          | $I_{I1}$  | -10   | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0\text{ V} \leq V_{in} \leq 5.5\text{ V}$                                                     |       |
| Output leakage current         | $I_{LO}$  | -10   | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0\text{ V} \leq V_{out} \leq 5.5\text{ V}$<br>Dout = disable                                  |       |
| Output high voltage            | $V_{OH}$  | 2.4   | $V_{CC}$ | 2.4   | $V_{CC}$ | 2.4   | $V_{CC}$ | V             | High Iout = -5 mA                                                                              |       |
| Output low voltage             | $V_{OL}$  | 0     | 0.4      | 0     | 0.4      | 0     | 0.4      | V             | Low Iout = 4.2 mA                                                                              |       |

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ )

| Parameter                                                                  | Symbol   | Type | Max | Unit | Notes |
|----------------------------------------------------------------------------|----------|------|-----|------|-------|
| Input capacitance (Address)                                                | $C_{I1}$ | —    | 20  | pF   | 1     |
| Input capacitance ( $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$ ) | $C_{I2}$ | —    | 20  | pF   | 1     |
| Input capacitance ( $\overline{RAS}$ )                                     | $C_{I3}$ | —    | 78  | pF   | 1     |
| I/O capacitance (DQ)                                                       | $C_{IO}$ | —    | 20  | pF   | 1, 2  |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable Dout.

**AC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )\*1,\*2,\*18,\*19**Test Conditions**

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V
- Output load: 2 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles** (Common parameters)

| Parameter                        | Symbol    | 50 ns |       | 60 ns |       | 70 ns |       | Unit | Notes |
|----------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|-------|
|                                  |           | Min   | Max   | Min   | Max   | Min   | Max   |      |       |
| Random read or write cycle time  | $t_{RC}$  | 90    | —     | 110   | —     | 130   | —     | ns   |       |
| RAS precharge time               | $t_{RP}$  | 30    | —     | 40    | —     | 50    | —     | ns   |       |
| CAS precharge time               | $t_{CP}$  | 7     | —     | 10    | —     | 10    | —     | ns   |       |
| RAS pulse width                  | $t_{RAS}$ | 50    | 10000 | 60    | 10000 | 70    | 10000 | ns   |       |
| CAS pulse width                  | $t_{CAS}$ | 13    | 10000 | 15    | 10000 | 18    | 10000 | ns   |       |
| Row address setup time           | $t_{ASR}$ | 5     | —     | 5     | —     | 5     | —     | ns   |       |
| Row address hold time            | $t_{RAH}$ | 7     | —     | 10    | —     | 10    | —     | ns   |       |
| Column address setup time        | $t_{ASC}$ | 0     | —     | 0     | —     | 0     | —     | ns   |       |
| Column address hold time         | $t_{CAH}$ | 7     | —     | 10    | —     | 15    | —     | ns   |       |
| RAS to CAS delay time            | $t_{RCD}$ | 17    | 32    | 20    | 40    | 20    | 47    | ns   | 3     |
| RAS to column address delay time | $t_{RAD}$ | 12    | 20    | 15    | 25    | 15    | 30    | ns   | 4     |
| RAS hold time                    | $t_{RSH}$ | 18    | —     | 20    | —     | 23    | —     | ns   |       |
| CAS hold time                    | $t_{CSH}$ | 50    | —     | 60    | —     | 70    | —     | ns   |       |
| CAS to RAS precharge time        | $t_{CRP}$ | 10    | —     | 10    | —     | 10    | —     | ns   |       |
| OE to Din delay time             | $t_{OED}$ | 18    | —     | 20    | —     | 23    | —     | ns   | 5     |
| OE delay time from Din           | $t_{DZO}$ | 0     | —     | 0     | —     | 0     | —     | ns   | 6     |
| CAS delay time from Din          | $t_{DZC}$ | 0     | —     | 0     | —     | 0     | —     | ns   | 6     |
| Transition time (rise and fall)  | $t_T$     | 3     | 50    | 3     | 50    | 3     | 50    | ns   | 7     |
| Refresh period (2,048 cycles)    | $t_{REF}$ | —     | 32    | —     | 32    | —     | 32    | ms   |       |

## HB56A272E-5/6/7

### Read Cycle

| Parameter                                           | Symbol           | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes     |
|-----------------------------------------------------|------------------|-------|-----|-------|-----|-------|-----|------|-----------|
|                                                     |                  | Min   | Max | Min   | Max | Min   | Max |      |           |
| Access time from $\overline{\text{RAS}}$            | $t_{\text{RAC}}$ | —     | 50  | —     | 60  | —     | 70  | ns   | 8, 9      |
| Access time from $\overline{\text{CAS}}$            | $t_{\text{CAC}}$ | —     | 18  | —     | 20  | —     | 23  | ns   | 9, 10, 17 |
| Access time from address                            | $t_{\text{AA}}$  | —     | 30  | —     | 35  | —     | 40  | ns   | 9, 11, 17 |
| Access time from $\overline{\text{OE}}$             | $t_{\text{OEA}}$ | —     | 18  | —     | 20  | —     | 23  | ns   | 9, 20     |
| Read command setup time                             | $t_{\text{RCS}}$ | 0     | —   | 0     | —   | 0     | —   | ns   |           |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{\text{RCH}}$ | 0     | —   | 0     | —   | 0     | —   | ns   | 12        |
| Read command hold time to $\overline{\text{RAS}}$   | $t_{\text{RRH}}$ | 5     | —   | 5     | —   | 5     | —   | ns   | 12        |
| Column address to $\overline{\text{RAS}}$ lead time | $t_{\text{RAL}}$ | 30    | —   | 35    | —   | 40    | —   | ns   |           |
| Column address to $\overline{\text{CAS}}$ lead time | $t_{\text{CAL}}$ | 25    | —   | 30    | —   | 35    | —   | ns   |           |
| $\overline{\text{CAS}}$ to output in low-Z          | $t_{\text{CLZ}}$ | 2     | —   | 2     | —   | 2     | —   | ns   |           |
| Output data hold time                               | $t_{\text{OH}}$  | 3     | —   | 3     | —   | 3     | —   | ns   |           |
| Output data hold time from $\overline{\text{OE}}$   | $t_{\text{OHO}}$ | 3     | —   | 3     | —   | 3     | —   | ns   |           |
| Output buffer turn-off time                         | $t_{\text{OFF}}$ | —     | 18  | —     | 20  | —     | 20  | ns   | 13        |
| Output buffer turn-off to $\overline{\text{OE}}$    | $t_{\text{OEZ}}$ | —     | 18  | —     | 20  | —     | 20  | ns   | 13        |
| $\overline{\text{CAS}}$ to $\text{Din}$ delay time  | $t_{\text{CDD}}$ | 18    | —   | 20    | —   | 23    | —   | ns   | 5         |

### Write Cycle

| Parameter                                          | Symbol           | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|----------------------------------------------------|------------------|-------|-----|-------|-----|-------|-----|------|-------|
|                                                    |                  | Min   | Max | Min   | Max | Min   | Max |      |       |
| Write command setup time                           | $t_{\text{WCS}}$ | 0     | —   | 0     | —   | 0     | —   | ns   | 14    |
| Write command hold time                            | $t_{\text{WCH}}$ | 7     | —   | 10    | —   | 15    | —   | ns   |       |
| Write command pulse width                          | $t_{\text{WP}}$  | 7     | —   | 10    | —   | 10    | —   | ns   |       |
| Write command to $\overline{\text{RAS}}$ lead time | $t_{\text{RWL}}$ | 18    | —   | 20    | —   | 23    | —   | ns   |       |
| Write command to $\overline{\text{CAS}}$ lead time | $t_{\text{CWL}}$ | 13    | —   | 15    | —   | 18    | —   | ns   |       |
| Data-in setup time                                 | $t_{\text{DS}}$  | 0     | —   | 0     | —   | 0     | —   | ns   | 15    |
| Data-in hold time                                  | $t_{\text{DH}}$  | 12    | —   | 15    | —   | 20    | —   | ns   | 15    |

## Read-Modify-Write Cycle

| Parameter                                      | Symbol    | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|------------------------------------------------|-----------|-------|-----|-------|-----|-------|-----|------|-------|
|                                                |           | Min   | Max | Min   | Max | Min   | Max |      |       |
| Read-modify-write cycle time                   | $t_{RWC}$ | 131   | —   | 155   | —   | 181   | —   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ delay time | $t_{RWD}$ | 73    | —   | 85    | —   | 98    | —   | ns   | 14    |
| $\overline{CAS}$ to $\overline{WE}$ delay time | $t_{CWD}$ | 36    | —   | 40    | —   | 46    | —   | ns   | 14    |
| Column address to $\overline{WE}$ delay time   | $t_{AWD}$ | 48    | —   | 55    | —   | 63    | —   | ns   | 14    |
| $\overline{OE}$ hold time from $\overline{WE}$ | $t_{OEH}$ | 13    | —   | 15    | —   | 18    | —   | ns   |       |

## Refresh Cycle

| Parameter                                                | Symbol    | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|----------------------------------------------------------|-----------|-------|-----|-------|-----|-------|-----|------|-------|
|                                                          |           | Min   | Max | Min   | Max | Min   | Max |      |       |
| $\overline{CAS}$ setup time (CBR refresh cycle)          | $t_{CSR}$ | 10    | —   | 10    | —   | 10    | —   | ns   |       |
| $\overline{CAS}$ hold time (CBR refresh cycle)           | $t_{CHR}$ | 7     | —   | 10    | —   | 10    | —   | ns   |       |
| $\overline{WE}$ setup time (CBR refresh cycle)           | $t_{WRP}$ | 5     | —   | 5     | —   | 5     | —   | ns   |       |
| $\overline{WE}$ hold time (CBR refresh cycle)            | $t_{WRH}$ | 7     | —   | 10    | —   | 10    | —   | ns   |       |
| $\overline{RAS}$ precharge to $\overline{CAS}$ hold time | $t_{RPC}$ | 5     | —   | 5     | —   | 5     | —   | ns   |       |

## Fast Page Mode Cycle

| Parameter                                                  | Symbol     | 50 ns |        | 60 ns |        | 70 ns |        | Unit | Notes |
|------------------------------------------------------------|------------|-------|--------|-------|--------|-------|--------|------|-------|
|                                                            |            | Min   | Max    | Min   | Max    | Min   | Max    |      |       |
| Fast page mode cycle time                                  | $t_{PC}$   | 35    | —      | 40    | —      | 45    | —      | ns   |       |
| Fast page mode $\overline{RAS}$ pulse width                | $t_{RASP}$ | —     | 100000 | —     | 100000 | —     | 100000 | ns   | 16    |
| Access time from $\overline{CAS}$ precharge                | $t_{CPA}$  | —     | 35     | —     | 40     | —     | 45     | ns   | 9, 17 |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge | $t_{CPRH}$ | 35    | —      | 40    | —      | 45    | —      | ns   |       |

## HB56A272E-5/6/7

### Fast Page Mode Read-Modify-Write Cycle

| Parameter                                                  | Symbol     | 50 ns |     | 60 ns |     | 70 ns |     | Unit | Notes |
|------------------------------------------------------------|------------|-------|-----|-------|-----|-------|-----|------|-------|
|                                                            |            | Min   | Max | Min   | Max | Min   | Max |      |       |
| Fast page mode read-modify-write cycle time                | $t_{PRWC}$ | 76    | —   | 85    | —   | 96    | —   | ns   |       |
| $\overline{WE}$ delay time from $\overline{CAS}$ precharge | $t_{CPW}$  | 53    | —   | 60    | —   | 68    | —   | ns   | 14    |

Notes: 1. AC measurements assume  $t_r = 5$  ns.


- An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$ -only refresh cycle or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles are required.
- Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Operation with the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
- Either  $t_{OED}$  or  $t_{CDD}$  must be satisfied.
- Either  $t_{DZO}$  or  $t_{DZC}$  must be satisfied.
- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
- Assumes that  $t_{RCD} \leq t_{RCD}$  (max) and  $t_{RAD} \leq t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- Assumes that  $t_{RCD} \geq t_{RCD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\geq t_{RAD} + t_{AA}$  (max).
- Assumes that  $t_{RAD} \geq t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\leq t_{RAD} + t_{AA}$  (max).
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycles.
- $t_{OFF}$  (max) and  $t_{OEZ}$  (max) is define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{CPW}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}$  (min),  $t_{CWD} \geq t_{CWD}$  (min), and  $t_{AWD} \geq t_{AWD}$  (min) or  $t_{CWD} \geq t_{CWD}$  (min),  $t_{AWD} \geq t_{AWD}$  (min) and  $t_{CPW} \geq t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referred to  $\overline{CAS}$  leading edge in early write cycle and to  $\overline{WE}$  leading edge in delayed write or read-modify-write cycles.
- $t_{RASP}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  or  $t_{CPA}$ .
- In delayed write or read-modify-write cycle,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OEH} \geq t_{CWL}$ , the DQ pin will remain open circuit (high impedance); if  $t_{OEH} \leq t_{CWL}$ , invalid data will be out at each DQ.
- All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
- When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally causes large  $V_{CC} / V_{SS}$  line noise, which causes to degrade  $V_{IH}$  min /  $V_{IL}$  max level.
- XXX: H or L (H:  $V_{IH}$  (min)  $\leq V_{IN} \leq V_{IH}$  (max), L:  $V_{IL}$  (min)  $\leq V_{IN} \leq V_{IL}$  (max))

//////: Invalid Dout


When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .


Timing Waveforms\*21

Read Cycle





## Early Write Cycle






4496203 0033459 344




CAS-Before-RAS Refresh Cycle

Fast Page Mode Read Cycle




## Fast Page Mode Early Write Cycle




# HB56A272E-5/6/7

## Fast Page Mode Delayed Write Cycle\*18



## Fast Page Mode Read-Modify-Write Cycle\*18



Physical Outline

Unit: mm/inch

