

HC2010 / HC2012

NSP FAMILY



HUGHESSEMICONDUCTOR
PRODUCTS CENTER**NONVOLATILE SERIALLY PROGRAMMABLE
SOLID STATE TRIM POTENTIOMETERS****DESCRIPTION**


The Hughes HC2010 / HC2012 are 100% electronic potentiometers. They are implemented using an eight stage R - 2R ladder circuit. The wiper terminal setting is stored in nonvolatile latches. The output resolution is 0.4% of the voltage applied between pins R1 and R2.

Nonvolatile data latches retain the last programmed state when power is removed. The correct state is automatically restored when power is reapplied. A standard serial interface, common to all the NSP devices, is used to access the nonvolatile memory.

FEATURES

- CMOS
- Wide Supply Range (3 to 10 volts)
- Standard "NSP" Serial Interface
- R - 2R Ladder Configuration
- 0.4 % Resolution
- HC2010 ($R \approx 1K$) / HC2012 ($R \approx 100K$)
- Nonvolatile Data Latches

PIN CONFIGURATION**BLOCK DIAGRAM**

SERIAL INTERFACE BIT ALLOCATION**DETAIL DESCRIPTION**

The potentiometer function is provided by an eight stage R-2R ladder circuit. This circuit allows the voltage at the wiper pin (V_{wiper}) to be linearly varied between the voltages applied to pins R1 and R2. The eight nonvolatile data bits provide 256 equal steps at the wiper pin. The voltage applied to pins R1 and R2 must be between the device power supplies (V_{dd} and ground), but are not otherwise restricted in polarity.

The eight data bits form a binary number with D0 being the least significant bit. When all the data bits equal one ($DATA=255$), $V_{wiper}=V_{r1}$. As the value of DATA decreases, V_{wiper} moves from the voltage at Pin R1 towards the voltage at pin R2. When DATA reaches its minimum value of 0, V_{wiper} is one step $(V_{r1}-V_{r2})/(256)$ from the voltage at Pin R2.

The HC2010 and HC2012 devices differ in their impedance values. The typical value of R for the HC2010 is 1K Ω and for the HC2012 is 100K Ω . The HC2010 is designed to have a lower temperature coefficient.



Resolution = 0.4% of V_{delta}

Range = 99.6 % of V_{delta}

$V_{wiper} = V_{r2} + \frac{(DATA + 1) \cdot V_{delta}}{256}$

Note: $V_{delta} = (V_{r1} - V_{r2})$

DATA	V_{wiper}
0	$V_{r2} + 1/256 V_{delta}$
1	$V_{r2} + 2/256 V_{delta}$
2	$V_{r2} + 3/256 V_{delta}$
:	
255	$(V_{r2} + V_{delta})$ or V_{r1}

TYPICAL READ TIMING**TYPICAL WRITE TIMING**

ABSOLUTE MAXIMUM RATINGS

VDD.....	-3 TO +12V
Inputs (All).....	+VSS -3V to +VDD + .3V
Operating Temperature	
Plastic Package.....	-40 to + 85° C
Ceramic Package.....	-55 to + 125° C
Storage Temperature.....	-65 to + 150° C

Note: Specifications for the Military Temperature Range
are available upon request.


NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at VDD = 5V










PARAMETER	SYMBOL	CONDITION	-40° C		25° C			85° C		UNITS
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
Operating Voltage	VDD		3	10	3	-	10	3	10	V
Quiescent Current	I _Q	Prog, Read=VDD	-	10	-	< 0.1	10	-	10	μA
Dynamic Current (1)	I _{dd}	CLOCK Freq = 1MHz	-	250	-	175	250	-	250	μA
Programming Current	I _{pp}	Prog = 0 V	-	1	-	0.3	0.5	-	0.25	mA
Pull Up Resistance (2)	R _{int}		10	50	15	35	75	20	100	KΩ
Input High Level	V _{ih}		3.5	-	3.5	2.75	-	3.5	-	V
Input Low Level	V _{il}		-	1.5	-	2.25	1.5	-	1.5	V
Input Leakage Current	I _L	V _{in} = 2.5V	-	1	-	< 0.001	1	-	1	μA
Input Capacitance	C _i		-	-	-	5	-	-	-	pF
Output High Level	V _{oh}	I _{in} = 1 mA	4.80	-	4.70	4.85	-	4.60	-	V
Output Low Level	V _{ol}	I _{in} = 1 mA	-	0.10	-	0.06	0.15	-	0.20	V
Clock Rate	t _{CP}	50% Duty Cycle	DC		DC	5	2	DC	1	MHz
Clock Rise/Fall Times	t _{CRF}		-	1	-	-	1	-	1	μs
Data Set-up Time	t _{DS}		15	-	20	10	-	25	-	ns
Data Hold Time	t _{DH}		10	-	10	-10	-	10	-	ns
Read Pulse Width	t _{RPW}		75	-	100	20	-	125	-	ns
Program Pulse Width	t _{PPW}		1	100	1	-	100	1	100	ms
Data Out Prop. Delay	t _{PDC}	Cload = 50pF	-	115	-	85	150	-	200	ns
Data Out Prop. Delay	t _{PDR}	Cload = 50pF	-	115	-	85	150	-	200	ns
Nonvolatile Endurance	NVE	t _{PPW} = 10 ms	-	10 ⁵	-	10 ⁶	10 ⁵	-	10 ⁵	Cycles
Nonvolatile Retention	NVR	Temp ≤ 125°C	10	-	10	-	-	10	-	Years
NonLinearity 2010	NL _{in}	RL = 10 MΩ	-	-	-	1.7	2.5	-	-	%FS
NonLinearity 2012	NL _{in}	RL = 10 MΩ	-	-	-	1.4	2.0	-	-	%FS
Maximum Step Error 2010	MSE	RL = 10 MΩ	-	-	-	1	2	-	-	LSB
Maximum Step Error 2012	MSE	RL = 10 MΩ	-	-	-	0.5	1	-	-	LSB
Temperature Drift 2010	TD	Data = 80 (Hex)	-	-	-	-30	-50	-	-	ppm/°C
Temperature Drift 2012	TD	Data = 80 (Hex)	-	-	-	-15	-30	-	-	ppm/°C

Note (1): Read and Program = VDD, Serial In = 0.5 MHz Square Wave, Serial Out Load = 10pF.

Note (2): Read and Program inputs


TIMING DIAGRAM

TYPICAL OPERATING CHARACTERISTICS




TYPICAL APPLICATIONS


ADJUSTABLE REGULATORS



OFFSET ADJUST



ADJUSTABLE GAIN AMPLIFIERS NONINVERTING



INVERTING

