×8 %

TELECOM-MUNICATIONS



## **PRELIMINARY**

4302271 HARRIS SEMICOND SECTOR

## Features

- Complete CODEC/FILTER (COFIDEC) Family
- HC-5552 μ-Law with Short Frame Signaling (18 Pin)
- HC-5553 μ-Law with Both Short and Long Frame Signaling (20 Pin)
- HC-5554 μ-Law without Signaling (16 Pin)
- HC-5557 μ-Law (16 Pin)
- Low Operation Power (60mW Typical)
- Low Standby Power (1mW Typical)
- ±5V Power Supplies
- Meets or Exceed all D3/D4 and CCITT Specifications
- TTL or CMOS Compatible Digital Interfaces
- PCM Data Serial Input/Output
- Synchronous or Asynchronous Operation
- Automatic Power-Down

## HC-5552/53 HC-5554/5


Monolithic CMOS


Serial Interface COFIDEC Family

DT-75-11-09 77C 09211

#### **Pinouts**

TOP VIEW





**DUAL-IN-LINE PACKAGE** 

## Description

The CODEC/FILTER (COFIDEC) family includes A-Law and  $\mu$ -Law monolithic CODEC/FILTERS implemented with double-poly CMOS technology.

#### The transmit side of the device consists of:

- an amplifier with external gain adjustment
- ▶ an RC active prefilter to eliminate high frequency
- ▶ a switched capacitor band-pass filter including a notch filter at 55Hz to reject signals below 200Hz and above 3400Hz
- ▶ a change redistribution coder which samples and encodes filtered signal in the companded  $\mu ext{-Law}$  or A-Law PCM format
- a precision voltage reference
- an internal auto-zero network to cancel the transmit offset

#### The receive side of the device consists of:

- an expanding decoder (A-Law or  $\mu$ -Law) to reconstruct the analog signal
- a switched-capacitor low-pass filter which corrects for the sinx/x response of the decoder output and rejects signals above 3400Hz
- an RC active filter followed by a single ended power amplifier able to drive a 600X load
- a precision voltage reference

The PCM word is transmitted/received in a serial format compatible with industry standard.


The device is operated with two (transmit and receive) master clocks (1.536MHz, 1.544MHz or 2.048MHz) which may be asynchronous.

Also required are transmit and receive bit clock which may vary from 64KHz to 2.048MHz and transmit and receive frame sync pulses.

4302271 HARRIS SEMICOND SECTOR 77C 09212 D T-75-11-09

## HC-5552/53/54/57





## Pin Description

HC-5552 PIN #	HC-5553 PIN #	HC-5554 HC-5557 PIN #	NAME	FUNCTION			
1	1	. 1	VBB	Negative Power Supply V <sub>BB</sub> = -5V ±5%.			
2	2	2	GNPA	Ground Analog Ground. All signals are referenced to this pin.			
3	3	3	VFRO	Analog Output of the Receiver Filter.			
4	4	4	VCC	Positive Power Supply V <sub>CC</sub> = +5V ±5.			
5	5	5	FSR	Receive Frame Sync Pulse. An 8KHz pulse train which enables the PCN word to be shifted into the receiver register.			
6	6	6	DR	Receive Data Input. The receiver register clocks in D <sub>R</sub> input with bit clock falling edge following an FS <sub>R</sub> rising edge.			
7	7	7	BCLK <sub>R</sub> & CLKSEL	Bit Clock which shifts D <sub>R</sub> data into the receiver register. May vary from 64KHz to 2.048MHz. Alternately may be a clock selection in synchronous mode. See Table 1 in Functional Description for synchronous operation.			
8 .	8	8	MCLK <sub>R</sub> & PDN	Receive Master Clock must be 1.536, 1.544 or 2.084MHz. May be asynchronous with MCLKx and BCLKR. If MCLKR is low, the COFIDEC operates in synchronous mode. If MCLKR is tied high, the COFIDEC is powered down.			
	9		SFR	When high during FS $_{\mbox{\scriptsize R}}$ , SF $_{\mbox{\scriptsize R}}$ indicates a receive signaling frame in long frame mode.			
9	10		SIGR	The signaling bit appears at this output after each receive signaling fran			
10	11		SIGX	Signaling Data Input. This input is inserted in place of LSB or PCM wor during signaling frame.			
	12		SFX	When high during FS $\chi$ , SF $\chi$ indicates a transmit signaling frame in long frame mode.			
11	13	9	MCLKX	Transmit Master Clock. Must be 1.536, 1.544 or 2.048MHz. May be asynchronous with MCLKR. See table 1 in Functional Description for synchronous operation.			
12	14	10	BCLKX	Bit Clock. May vary from 64KHz to 2.048MHz, but must be synchronous with MCLKx.			
13	15	11	Dχ	Three-State PCM data output enabled by FSX.			
14	16	12	FSχ	Transmit Frame Sync Pulse. An 8KHz pulse train which enables the PCM word to be shifted out through D <sub>X</sub> with BCLK <sub>X</sub> .			
15	17	13	TSX	Open drain output. Pulled down durning time slot.			
16	18	14	GSX	Analog output of transmit amplifier. Used to set the gain.			
17	19	15	VF <sub>X</sub> I-	Inverting input of transmit amplifier.			
18	20	16	VF <sub>X</sub> I+	Non inverting input of transmit amplifier.			

## Functional Description HC-5552/53/54/57

#### Power Up/Power Down

The COFIDEC is automatically placed into the power-down mode when VCC and VBB are applied to the circuit. All the analog blocks are de-activated and the D $\chi$  and VFRO outputs are in their high impedance state.

When a low level or a clock is applied on MCLKR, the COFIDEC powers up.

During the first two frames, the D $\chi$  output is in the high impedance state. To compensate rapidly for the offset of the transmit section, the auto-zero circuit is in quick capture mode during the first 512 frames and the input of the low pass filter is set to zero during the first 256 frames. When a high level is applied on MCLK $_R$ , the device goes into power down mode.

#### **Transmit Section**

The input of the transmit section is an operational amplifier whose gain can be externally adjusted. This amplifier exhibits low noise, wide bandwidth and low offset voltage (1mV typical). The input amplifier drives an anti-aliasing RC active filter. The switched capacitor band-pass filter is split into a 5th order elliptic low-pass filter and a 3rd order elliptic high-pass filter which includes a 55Hz notch filter to guarantee excellent line (50 or 60Hz) rejection. The structure of each filter is fully differential so that their performance is not affected by parasitic elements.

The A/D converter is of a companding type according to A (HC-5557) or  $\mu$  (HC-5552/53/54) coding laws.

#### **Receive Section**

The receive section includes an expanding D/A converter according to A (HC-5557) or  $\mu$  (HC-552/53/54) coding laws. The decoder is followed by a 5th order switched capacitor low-pass filter and an RC active filter.

As for the transmit part, the filters are fully differential. The output amplifier has a unity gain and can drive a  $600\Omega/500$ pF load.

Seperately trimmed voltage references are provided for transmit and receive sections respectively. Clocking circuits and internal power supplies are also fully independent. This arrangement greatly reduces crosstalk between the transmit and receive blocks and improves performance.

#### **Synchronous Operation**

A low level on MCLKR input presets the circuit into synchronous mode. In this case, MCLKx and BCLKx are used for both transmit and receive sections, and BCLKR is used as a master clock select. A high level or open circuit selects the normal frequency and a low level selects the alternate frequency (See Table 1 below).

TABLE 1.

BCLKR/CLKSEL	HC-5557	HC-5552/53/54
Clock	2.048MHz	1.544/1.536MHz
Low	1.536/1.544MHz	2.048MHz
High or Open	2.048MHz	1.536/1.544MHz

The bit clock BCLKx may vary from 64KHz to 2.048MHz provided that BCLKx is synchronous with MCLKx. For 1.544MHz operation, the device automatically compensates for the 193rd clock pulse of each frame.

#### **Asynchronous Operation**

Two asynchronous modes are allowed with excellent transmission performance:

10/ MCLKR is fully independent of MCLKx and must be 2.048MHz for HC-5557 (A law) and 1.544 or 1.536MHz for HC-5552/53/54 ( $\mu$  law) (freq MCLKx = freq MCLKR  $\pm$  50ppm).

20/ If required, MCLK $\chi$  can also be used as a master clock for both transmit and receive sections (MCLK $\chi$  input connected externally to MCLK $\chi$  input).

In both modes, BCLK $\chi$  and BCLK $\eta$  may operate from 64KHz to 2.048MHz. BCLK $\chi$  must be synchronous with MCLK $\chi$ , but BCLK $\eta$  may be asynchronous with MCLK $\eta$  (freq BCLK $\eta$  = freq MCLK $\eta$  ± 50ppm).

The degradation of the signal to total distortion ration under all permitted asynchronous conditions does not exceed 0.5dB as compared to the same measurement made with fully synchronous clocks.

#### **Data Acquisition and Transmission**

In both short and long frame operation, when FS $\chi$  is high, the first BCLK $\chi$  rising edge enables the D $\chi$  buffer and shifts the sign bit out. The other bits are shifted out with the 7 following rising edges of BCLK $\chi$ . The falling edge of the 8th BCLK $\chi$  pulse disables the D $\chi$  buffer.

Similarly, when FSR is high, the first BCLKR rising edge enables the PCM word to be latched in from DR input with the 8 following falling edges of BCLKR.

### **Detection of Short or Long Frame Operation**

A long frame of short frame operation is detected by sensing FS $\chi$  on the 3rd rising edge of BCLK $\chi$  after FS $\chi$  low to high transition. At this time, if a high level is sensed on FS $\chi$ , a long frame operation is detected.

Upon power up a short frame operation is assumed.

#### Signaling

In transmission, the signaling bit provided by SIGx input is latched by the 8th BCLKx rising edge after FSx low to high transition and inseted in place of the LSB of the PCM word during the frame.

In reception, the signaling bit is extracted from the PCM word (LSB) in the receive register and transferred to SIGR output. The data at SIGR output will be held until next signaling frame. At the same time the decoder compensates for the loss of the LSB by setting the LSB to 1/2 to minimize noise and distortion.

\* In SHORT frame, the COFIDEC senses a signaling frame when FS<sub>X</sub> (FS<sub>R</sub>) is still high during the 1st falling edge of BCLK<sub>X</sub> (BCLK<sub>R</sub>) after FS<sub>X</sub> (FS<sub>R</sub>) low to high transition.

\* In LONG frame, the frame sync pulses FS<sub>X</sub> and FS<sub>B</sub> are 3 or more bit clock periods long. A signaling frame is identified from SF<sub>X</sub> and SF<sub>B</sub> for transmit and receive sections respectively. SF<sub>X</sub> (SF<sub>B</sub>) must be high for 3 or more BCLK<sub>X</sub> (BCLK<sub>B</sub>) periods for a signaling frame and stay low for a non signaling frame.

NOTE: Transmit and Receive Sections must be both in LONG frame or both in SHORT frame.

HC-5553 can be used for both short and long frame signaling. For short frame use, SF $_{\rm X}$  and SF $_{\rm R}$  should be tied low or left open circuit.

HC-5552 is intended for short frame application only. Signaling is not possible with HC-5554 or HC-5557.

770 09214

D T-75-11-09

Specifications HC-5552/53/54/57

	Absolute Maximum Ratings	
-	VCC to GND0.3V to +7V VBB to GND+0.3V to -7V Voltage at any Digital Input or OutputVCC +0.3V to GND -0.3V Voltage at any Analog Input or OutputVCC +0.3V to VBB -0.3V	Operating Temperature Range25°C to +80°C Storage Temperature Range65°C to +150°C Lead Temperature (Soldering 10 seconds)+300°C

### **Electrical Characteristics**

Unless otherwise specified: V<sub>CC</sub> = 5.0V  $\pm$  5%, V<sub>BB</sub> -5V  $\pm$  5%, GND = 0V T<sub>A</sub> = +0°C to +70°C; typical characteristics specified at V<sub>CC</sub> = 5.0V, V<sub>BB</sub> = 5.0V, T<sub>A</sub> = +25°C; all signals are referenced to GND.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Inter	rface					
VIL	Input Low Voltage				0.6	٧
VIH	Input High Voltage		2.2			٧
VOL	Output Low Voltage	D <sub>X</sub> , I <sub>L</sub> = 5.0mA <u>SIG</u> <sub>B</sub> , I <sub>L</sub> = 1.0mA <u>TS<sub>X</sub></u> , I <sub>L</sub> = 3.2mA, Open Drain			0.4 0.4 0.4	V V V
VOH	Output High Voltage	D <sub>X</sub> , I <sub>L</sub> = -5.0mA SIG <sub>R</sub> , I <sub>L</sub> = -1.0mA	2.4 2.4			V V
I{L	Input Low Current (Note 1)	GND≤V <sub>IN</sub> ≲V <sub>IL</sub> , All Digital Inputs	-10		10	μΑ
lн	Input High Current (Note 1)	VIH ≤ VIN ≤ VCC	-10		10	μΑ
loz	Output Current in High Impedance State	$D_{X}$ , $GND \le V_{O} \le V_{CC}$	-10		10	μΑ
Analog Inte	rface with Transmit Input Amplifier (Ali De	vices)				
l <sub>Ι</sub> ΧΑ	Input Leakage Current	$-2.5V \le V \le +2.5V$ , VF $\chi$ I+ or VF $\chi$ I-	-200		200	nA
R <sub>I</sub> XA	Input Resistance	$-2.5V \le V \le +2.5V$ , VF <sub>X</sub> I+ or VF <sub>X</sub> I-	10			МΩ
R <sub>O</sub> XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
RLXA	Load Resistance	GSX	10			kΩ
CLXA	Load Capacitance	GSX			50	pF
V <sub>O</sub> XA	Output Level	GS <sub>X</sub> R <sub>L</sub> = 10kΩ	±2.8	±4.2		٧
AvXA	Voltage Gain	VFχI+ to GSχ	5000			V/V
FUXA	Unity Gain Bandwidth		1	2		MHz
V <sub>OS</sub> XA	Offset Voltage		-20	1	20	m۷
V <sub>CM</sub> XA	Common-Mode Voltage		-2.5		+2.5	٧
CMRRXA	Common-Mode Rejection Ratio		60	80		dB
PSRRXA	Power Supply Rejection Ratio		60	70		dB
Analog Inte	rface with Receive Filter (All Devices)					
RORF	Output Resistance	Pin VFRO		1	3	Ω
RLRF	Load Resistance	VF <sub>R</sub> O = ±2.5V	600			Ω
CLRF	Load Capacitance				500	pF
VOSRO	Output DC Offset Voltage		-100		100	mV
Power Diss	ipation (All Devices)					
Icco	Power-Down Current			0,15	.5	mA
IBBO	Power-Down Current			0.05	0.3	mA
I <sub>CC1</sub>	Active Current			6	9	mA
l <sub>BB1</sub>	Active Current			6	9	mA

NOTE: 1). SFX, SFR: Internal pull down (2  $\mu$  A typical) BCLR: Internal pull up (2  $\mu$  A typical)

Specifications HC-5552/53/54/57

Transmission Characteristics (Continued)

Unless otherwise specified: T<sub>A</sub> = +0°C to +70°C,


V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = -5V ± 5%, GND = 0V, f = 1.02kHz,


V<sub>IN</sub> = 0dBm0, transmit input amplifier connected for unity

gain non-inverting.

770 09215

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Transmit Se	ction Transfer Character	istics				
GXR	Transmit Gain Relative to Gain at 820Hz (0dBm0)	f = 50Hz — 60Hz f = 60Hz — 120Hz f = 120Hz — 200Hz f = 200Hz — 300Hz f = 300Hz — 3000Hz f = 300Hz — 3400Hz f = 3400Hz — 3600Hz f = 3600Hz — 4000Hz f = 4000Hz — 4600Hz f = 4600Hz and Up	-1.8 -0.15 -0.7		-35 -7 -0.15 +0.15 +0.15 +0.15 +0.15 0 -14	dB dB dB dB dB dB dB





770 09216

T-75-11-09

## Specifications HC-5552/53/54/57

Transmission Characteristics (Continued)

Unless otherwise specified: TA = +0°C to +70°C,

VCC = 5V ± 5%, VBB = -5V ± 5%, GND = 0V, f = 1.02kHz,

VIN = 0dBm0, transmit input amplifier connected for unity gain non-inverting.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Amplitude	Response				*	
	Absolute Levels	Nominal 0dB0 levels is 4dBm (600Ω) 0dBm0 (All devices)		1.2277		Vrms
	Maximum Overload Levels	HC-5552, HC-5553, HC-5554 (3.17dBm0) HC-5557 (3.14dBm0)		2.501 2.492		V <sub>DC</sub>
G <sub>XA</sub>	Transmit Gain, Absolute	T <sub>A</sub> = +25°C, V <sub>CC</sub> = 5V, V <sub>BB</sub> = -5V Input at GS <sub>X</sub> = 0dBm0 at 1020Hz	0.15		0.15	dB
G <sub>XATV</sub>	Absolute Transmit Gain Variation with Temperature and Supply Voltage	$T_A = +0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$			±0.15	dΒ
GXRL	Transmit Gain Variations with level	Sinusoidal Test Method Reference Level = -10dBm0 VFxI+ = -40dBm0 to +3dBm0 VFxI+ = -50dBm0 to -40dBm0 VFxI+ = -55dBm0 to -50dBm0	0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
GRA	Receive Gain, Absolute	T <sub>A</sub> = +25°C, V <sub>CC</sub> = 5V, V <sub>BB</sub> = -5V Input = Digital Code Sequence for 0dBm0 Signal at 1020Hz	-0.15		0.15	d₿
GRATV	Absolute Receive Gain Variation with Temperature and Supply Voltage	T <sub>A</sub> = +0°C to +70°C V <sub>CC</sub> = 5V ± 5%, V <sub>BB</sub> = -5V ± 5%			±0.15	dΒ
G <sub>RRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method Reference Input PCM Code Corresponds to an Ideally Encoded = 10dBm0 Signal PCM Level Level = -40dBm0 to +3dBm0 PCM Level = -50dBm0 to -40dBm0 PCM Level = -55dBm0 to -50dBm0	0.2 -0.4 -1.2		+0.2 +0.4 +1.2	dB dB dB
V <sub>RO</sub>	Receive Ouput Drive Level	R <sub>L</sub> = 600Ω	-2.5		2.5	V ·
Envelope D	elay Distortion with Frequency					
DXA	Transmit Delay, Absolute	f = 1600Hz		290	315	μs
DXR	Transmit Delay, Relative to D <sub>XA</sub>	f = 500Hz — 600Hz f = 600Hz — 800Hz f = 800Hz — 1000Hz f = 1000Hz — 1600Hz f = 1600Hz — 2600Hz f = 2600Hz — 2800Hz f = 2800Hz — 3000Hz		140 100 50 20 60 80 140	220 145 75 50 100 110 200	μs μs μs μs μs μs
DRA	Receive Delay, Absolute	f = 750Hz		160	180	μs
DRR	Receive Delay, Relative to DRA	f = 500Hz — 1600Hz f = 1600Hz — 260Hz f = 2600Hz — 2800Hz f = 2800Hz — 3000Hz		40 90 120 140	60 120 140 175	μs μs μs μs

770 09217

## 4302271 HARRIS SEMICOND SECTOR

## Specifications HC-5552/53/54/57


 $\begin{array}{ll} \textbf{Transmission Characteristics} \ \ (\textbf{Continued}) & \textbf{Unless otherwise specified: } \ T_{A} = +0^{\circ}\textbf{C} \ \ to \ +70^{\circ}\textbf{C}, \\ \textbf{V}_{CC} = 5\textbf{V} \pm 5\%, \ \textbf{V}_{BB} = -5\textbf{V} \pm 5\%, \ \textbf{GND} = 0\textbf{V}, \ \textbf{f} = 1.02 \textbf{kHz}, \\ \textbf{V}_{IN} = 0 \\ \textbf{dBm0}, \ \ \textbf{transmit input amplifier connected for unity gain non-inverting.} \\ \end{array}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Receive Sec	tion Transfer Characteristi	cs				
G <sub>RR</sub>	Receive Gain Relative to Gain at 820Hz (0dBm0)	f = 0Hz — 3000Hz f = 3000Hz — 3400Hz f = 3400Hz — 3600Hz f = 3600Hz — 4000Hz f = 4000Hz — 4600Hz	-0.15 -0.7		+0.15 +0.15 +0.15 0 -14	dB dB dB dB
sos	Spurious Out-of-Band Signals at the channel output	Image Signals at VF <sub>R</sub> O: f = 4600Hz — 7600Hz f = 7600Hz — 8400Hz			-30 -40	dB dB



HC-5552/53 HC-5554/57

TELECOM-MUNICATIONS



**77C** 09218

D. T-75-11-09

## Specifications HC-5552/53/54/57

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Noise				<u> </u>	<u> </u>	
NXC	Transmit Idle Channel Noise, C Message Weighted	HC-5552, HC-5553, HC-5554 VF <sub>X</sub> I+ = 0V		12	15	dBrnC0
N <sub>XP</sub>	Transmit Noise, P Message Weighted	HC-5557 (Note 1) VF <sub>X</sub> I+ = 0V (Note 2)		-74 -70	-69 -67	dBm0p dBm0p
NRC	Receive Idle Channel Noise, C Message Weighted	HC-5552, HC-5553, HC-5554 PCM Code equals alternating Positive and Negative Zero		8	. 11	dBrnC0
N <sub>RP</sub>	Receive Idle Channel Noise, P Message Weighted	HC-5557 PCM Code equals Positive Zero		-82	-79	dBm0p
N <sub>RS</sub>	Noise, Single Frequency	f = 0KHz to 100KHz, Loop Around Measurment, VFxI+ = 0Vrms			-53	dBm0
Power Supply	Rejection					
PPSRX	Positive Power Supply Rejection Transmit	VFXI+ = 0Vrms V <sub>CC</sub> = 5.0V <sub>DC</sub> + 100mVrms f = 0 — 50KHz	40			dBC
NPSRX	Negative Power Supply Rejection Transmit	VFXI+ = 0Vrms VBB = -5.0VDC + 100mVrms f = 0 50KHz	40			dBC
PPSRR	Positive Power Supply Rejection Receive	PCM Code equals Positive Zero V <sub>C</sub> C = 5.0V <sub>DC</sub> + 100mVrms f = 0 — 4000Hz f = 0 — 50KHz	40 25			dBC dB
NPSRR	Negative Power Supply Rejection Receive	PCM Code equals Positive Zero VBB = -5.0VDC + 100mVrms f = 0 — 4000Hz f = 0 — 50KHz	40 25			dBC dB
Distortion					·	
STD <sub>X/R</sub>	Signal to Total Distortion Transmit or Receive Channel	Sinusoidal Test Method Level = 3.0dBm0 = 0dBm0 to -30dBM0 = -40dBm0 XMT RCV = -55dBm0 XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC
SFDX	Single Frequency Distortion Transmit				-46	σВ
SFDR	Single Frequency Distortion Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VFxI+ = -4dBm0 to -21dBm0, two frequencies in the range 300Hz to 3400Hz			-41	dB
Crosstalk	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·				<u> </u>
CT <sub>X-R</sub>	Transmit to Receive Crosstalk 0dBm0 Transmit Level	f = 300Hz — 3400Hz DR = Steady PCM Code		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk 0dBm0 Receive Level	f = 300Hz — 3400Hz VFxI+ = 0V		-90	-70	dB

NOTE: 1). Quantization Noise, measured by extrapolation from the distortion result.

<sup>2).</sup> Idle Channel Noise, due to alternating sign bit of a perfectly zeroed encoder.

770 09219

# 4302271 HARRIS SEMICOND SECTOR HC-5552/53/5457

SYMBO	L PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Clocks					<u> </u>	
1/TPM	Frequency of Master Clock	Depends on the Device used and the BCLKR/CLKSEL pin Selection		1.536 1.544 2.048		MHz MHz MHz
TWMH	Width of Master Clock High	VIH = 2.2V	160			ns
TWML	Width of Master Clock Low	VIL = 0.6V	160			лѕ
TRM	Rise Time of Master Clock				50	ns
TFM	Fall Time of Master Clock				50	ns
TPB	Period of Bit Clock		488		15625	ns
TWBH	Width of Bit Clock High	VIH = 2,2V	160			ns
TWBL	Width of Bit Clock Low	VIL = 0.6V	160			ns
TRB	Rise Time of Bit Clock	TPB = 488ns			50	ns
TFB	Fall Time Bit Clock	TPB = 488ns			50	ns
Frame Syn	c Pulses					
TSFB	Frame Sunc High Set up before 1st Bit Clock rising		50			ns
THOLD	Frame Sunc Low Hold after Bit Clock rising		50			ns
TWFH	Width of Frame Sync High		100			ns
TSFBS	Frame Sync Low Set up before 1st Bit Clock falling	Short Frame without Signaling	100			ns
THFBS	Frame Sync High Hold after 1st Bit Clock falling	Short Frame with Signaling	100			ns
TSFBL	Frame Sync Low Set up before 3rd Bit Clock rising	Short Frame with Signaling	100			ns
THFBL	Frame Sync High Hold after 3rd Bit Clock rising	Long Frame	100			ns
TWFL	Width of Frame Sync Low	Long Frame and 64KBit/s	100			ns
TSSFB	SFX/R Set up before 1st Bit Clock rising	Long Frame Signaling	0			ns
THSFB	SFX/R Hold after 3rd Bit Clock rising	Long Frame Signaling	100			ns
Data			<del></del>	·	<u>\</u>	
TDBXE	Delay from 1st Bit Clock rising to $\overline{\text{TSX}}$ Low	Load = 150pF + 2 LSTTL loads	20		140	ns
TDBXZ	Delay from 8th Bit Clock falling to TS <sub>X</sub> disabled		50		165	ns
TDBDE	Delay from 1st Bit Clock rising to Data output enabled	Load = 150pF + 2 LSTTL loads	20		165	ns
TDBD	Delay from Bit Clock rising to Data output valid	Load = 150pF + 2 LSTTL loads			180	nis
TDBDZ	Delay from 8th Bit Clock falling to Data output disabled	·	50		165	ns
TSSGB	SIG <sub>X</sub> , Set up before 8th Bit Clock rising		50			ns
ГHSGB	SIGX, Hold after 8th Bit Clock rising		100			ns
TSDB	Data input Set up before Bit Clock falling		50		-+	ns
THDB	Data input Hold after Bit Clock falling		50			ns
TDBSG	Delay from 8th Bit Clock falling to SIGR valid	Load = 50pF + 2 LSTTL loads	300			ns

77C 09221 D. T-75-11-09


HC-5552/53/54/57

## **Operating Instructions**

Ground should be applied to the device before any other connection. Although V<sub>CC</sub> and V<sub>BB</sub> can be connected in any order, one should check that voltages on all inputs and on supply rails stay within absolute maximum ratings even for very short periods to avoid any latch-up. All ground connections to each device should meet at a common point as close as possible to the GND pin.

Two  $0.1\mu F$  decoupling capacitors are required from the common ground point to VCC and VBB.

The ground point of each COFIDEC should be tied to a common card ground in star formation, rather than via a ground bus.



\*HC-5502A, HC-5504, HC-5508 OR TRANSFORMER

TYPICAL SYNCHRONOUS APPLICATION

#### NOTICE

Harris Semiconductor's products are sold by description only, Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.

For maintenance of performance and reliability, Harris Semiconductor strongly recommends that the "I.C. Handling Procedures", located in Section 1 of the current Analog Products Data Book, be followed closely by any activity involved with I. C Products.