

CUS/MOS INTEGRATED CIRCUIT

S G S-THOMSON 07C D 7929237 0014791 2



41C 08804 D7-43-21

MULTIFUNCTION EXPANDABLE 8-INPUT GATE

- THREE-STATE OUTPUT
- MANY LOGIC FUNCTIONS AVAILABLE IN ONE PACKAGE
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

The **HCC 4048B** (extended temperature range) and **HCF 4048B** (intermediate temperature range) are monolithic integrated circuit, available in 16-lead dual in-line plastic or ceramic package and ceramic flat package. The **HCC/HCF 4048B** is an 8-input gate having four control inputs. Three binary control inputs - Ka, Kb, and Kc - provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR. A fourth control input - Kd - provides the user with a 3-state output. When control input Kd is high the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line. In addition to the eight input lines, an EXPAND input is provided that permits the user to increase the number of inputs to one **HCC/HCF 4048B**. For example, two **HCC/HCF 4048B**'s can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to V_{SS} .


ABSOLUTE MAXIMUM RATINGS

V_{DD}^*	Supply voltage: HCC types HCF types	-0.5 to 20 -0.5 to 18	V V
V_I	Input voltage	-0.5 to $V_{DD} + 0.5$	V
I_I	DC input current (any one input)	± 10	mA
P_{tot}	Total power dissipation (per package)	200	mW
	Dissipation per output transistor for T_{op} = full package-temperature range	100	mW
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 -40 to 85	°C °C
T_{stg}	Storage temperature	-65 to 150	°C

* All voltage values are referred to V_{SS} pin voltage





ORDERING NUMBERS:

HCC 4048 BD for dual in-line ceramic package
HCC 4048 BF for dual in-line ceramic package, frit seal
HCC 4048 BK for ceramic flat package
HCF 4048 BE for dual in-line plastic package
HCF 4048 BF for dual in-line ceramic package, frit seal




41C 08805 D T-43-21


MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package
for HCC 4048 BDDual in-line ceramic package
for HCC/HCF 4048 BFDual in-line plastic package
for HCF 4048 BECeramic flat package for
HCC 4048 BK

CONNECTION DIAGRAM



FUNCTIONAL DIAGRAM




RECOMMENDED OPERATING CONDITIONS

V_{DD}	Supply voltage: HCC types HCF types	3 to 18 3 to 15	V V
V_I	Input voltage	0 to V_{DD}	V
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 -40 to 85	°C °C




41C 08806 DT-43-21

BASIC LOGIC CONFIGURATIONS



LOGIC DIAGRAM



FUNCTION TRUTH TABLE

OUTPUT FUNCTION	BOOLEAN EXPRESSION	K_a	K_b	K_c	UNUSED INPUT
NOR	$J = A+B+C+D+E+F+G+H$	0	0	0	V_{SS}
OR	$J = A+B+C+D+E+F+G+H$	0	0	1	V_{SS}
OR/AND	$J = (A+B+C+D) \cdot (E+F+G+H)$	0	1	0	V_{SS}
OR/NAND	$J = (A+B+C+D) \cdot (E+F+G+H)$	0	1	1	V_{SS}
AND	$J = ABCDEFGH$	1	0	0	V_{DD}
NAND	$J = \overline{ABCDEFGH}$	1	0	1	V_{DD}
AND/NOR	$J = ABCD + EFGH$	1	1	0	V_{DD}
AND/OR	$J = ABCD + EFGH$	1	1	1	V_{DD}

 $K_d = 1$ Normal Inverter Action $K_d = 0$ High Impedance Output

EXPAND Input = 0

HCC/HCF 4048B

41C 08807 0T-43-21

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Parameter			Test conditions				Values						Unit	
			V _I (V)	V _O (V)	I _O (μA)	V _{DD} (V)	T _{Low} *		25°C			T _{High} *		
							Min.	Max.	Min.	Typ.	Max.	Min.		Max.
I _L	Quiescent current	HCC types	0/ 5			5		0.25		0.01	0.25		7.5	μA
			0/10			10		0.5		0.01	0.5		15	
			0/15			15		1		0.01	1		30	
			0/20			20		5		0.02	5		150	
	HCF types	0/ 5			5		1		0.01	1		7.5		
		0/10			10		2		0.01	2		15		
		0/15			15		4		0.01	4		30		
V _{OH}	Output high voltage	0/ 5		< 1	5	4.95		4.95			4.95		V	
		0/10		< 1	10	9.95		9.95			9.95			
		0/15		< 1	15	14.95		14.95			14.95			
V _{OL}	Output low voltage	5/0		< 1	5		0.05			0.05		0.05	V	
		10/0		< 1	10		0.05			0.05		0.05		
		15/0		< 1	15		0.05			0.05		0.05		
V _{IH}	Input high voltage		0.5/4.5	< 1	5	3.5		3.5			3.5		V	
			1/9	< 1	10	7		7			7			
			1.5/13.5	< 1	15	11		11			11			
V _{IL}	Input low voltage		4.5/0.5	< 1	5		1.5			1.5		1.5	V	
			9/1	< 1	10		3			3		3		
			13.5/1.5	< 1	15		4			4		4		
I _{OH}	Output drive current	HCC types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15	mA	
			0/ 5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
	HCF types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1			
		0/ 5	4.6		5	-0.52		-0.44	-1		-0.36			
		0/10	9.5		10	-1.3		-1.1	-2.6		-0.9			
I _{OL}	Output sink current	HCC types	0/ 5	0.4		5	0.64		0.51	1		0.36	mA	
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
		HCF types	0/ 5	0.4		5	0.52		0.44	1		0.36		
			0/10	0.5		10	1.3		1.1	2.6		0.9		
			0/15	1.5		15	3.6		3.0	6.8		2.4		
I _{IH} , I _{IL}	Input leakage current	HCC types	0/18	Any input		18		±0.1		±10 ⁻⁵	±0.1		± 1	μA
		HCF types	0/15			15		±0.3		±10 ⁻⁵	±0.3		± 1	
I _{OH}	3-state output current	HCC types	0/18	0/18		18		±0.4		±10 ⁻⁴	±0.4		±12	μA
		HCF types	0/15	0/15		15		±1.0		±10 ⁻⁴	±1.0		±7.5	
C _I	Input capacitance			Any input					5	7.5			pF	

* T_{Low} = - 55°C for HCC device; -40°C for HCF device.* T_{High} = +125°C for HCC device; +85°C for HCF device.The Noise Margin for both "1" and "0" level is: 1V min. with $V_{DD} = 5V$
2V min. with $V_{DD} = 10V$
2.5V min. with $V_{DD} = 15V$




41C 08808 DT-43-21


DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$, typical temperature coefficient for all $V_{DD} = 0.3\%/^{\circ}\text{C}$ values, all input rise and fall time = 20 ns)

Parameter		Test conditions	Values				Unit
			V _{DD} (V)	Min.	Typ.	Max.	
t _{PHL} , t _{PLH}	Propagation delay time Inputs to output and Ka to Output		5		300	600	ns
			10		150	300	
			15		120	240	
	Kb to Output		5		225	450	
			10		85	170	
			15		55	110	
	Kc to Output		5		140	280	
			10		50	100	
			15		40	80	
	Expand Input to Output		5		190	380	
			10		90	180	
			15		65	130	
t _{PHZ} , t _{PLZ} t _{PZH} , t _{PZL}	3-state propagation delay time Kd to Output	R _L = 1 kΩ	5		80	160	
			10		35	70	
			15		25	50	
t _{THL} , t _{TLH}	Transition time		5		100	200	
			10		50	100	
			15		40	80	
3-state output capacitance					5	10	pF


Typical output low (sink) current characteristics




Minimum output low (sink) current characteristics



Typical output high (source) current characteristics



Minimum output high (source) current characteristics







41C 08809 D T-43-21

TEST CIRCUITS


Quiescent device current



Input voltage




Input current



APPLICATIONS OF EXPAND INPUT

Actual-circuit logic configurations



Expansion logic and truth table

IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS

OUTPUT FUNCTION	FUNCTION NEEDED AT EXPAND INPUT	OUTPUT BOOLEAN EXPRESSION
NOR	OR	$J = (A+B+C+D+E+F+G+H) + (EXP)$
OR	OR	$J = (A+B+C+D+E+F+G+H) + (EXP)$
AND	NAND	$J = (AB C D E F G H) \cdot (EXP)$
NAND	NAND	$J = (AB C D E F G H) \cdot (EXP)$
OR/AND	NOR	$J = (A+B+C+D) \cdot (E+F+G+H) \cdot (EXP)$
OR/NAND	NOR	$J = (A+B+C+D) \cdot (E+F+G+H) \cdot (EXP)$
AND/NOR	AND	$J = (AB C D) \cdot (E F G H) \cdot (EXP)$
AND/OR	AND	$J = (AB C D) \cdot (E F G H) \cdot (EXP)$

Note: (EXP) designates the EXPAND function (i.e., $X_1 + X_2 + \dots + X_N$)




HCC/HCF 4048B

41C 08810

DT-43-21

APPLICATIONS (continued)


12-input OR/AND gate



12-INPUT OR/AND GATE
 $J = (A \cdot B \cdot C \cdot D) \cdot (E \cdot F \cdot G \cdot H) \cdot (X1 \cdot X2 \cdot X3 \cdot X4)$

S-2719


16-input NOR gate




16-INPUT NOR GATE

 $J = A1 \cdot B1 \cdot C1 \cdot D1 \cdot E1 \cdot F1 \cdot G1 \cdot H1 \cdot A2 \cdot B2 \cdot C2 \cdot D2 \cdot E2 \cdot F2 \cdot G2 \cdot H2$

S-1631



4015B



4016B