

**COS/MOS  
INTEGRATED  
CIRCUIT**

41C 08785 D T-50-17

**PRELIMINARY DATA****MICROPOWER PHASE-LOCKED LOOP**

- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- VERY LOW POWER CONSUMPTION: 100  $\mu$ W (TYP.) AT VCO  $f_o = 10$  kHz,  $V_{DD} = 5$  V
- OPERATING FREQUENCY RANGE: UP TO 1.4 MHz (TYP.) AT  $V_{DD} = 10$  V
- LOW FREQUENCY DRIFT: 0.06%/°C (TYP.) AT  $V_{DD} = 10$  V
- CHOICE OF TWO PHASE COMPARATORS: 1) EXCLUSIVE - OR NETWORK  
2) EDGE-CONTROLLED MEMORY NETWORK WITH PHASE-PULSE OUTPUT FOR LOCK INDICATION
- HIGH VCO LINEARITY: 1% (TYP.)
- VCO INHIBIT CONTROL FOR ON-OFF KEYING AND ULTRA-LOW STANDBY POWER CONSUMPTION
- SOURCE-FOLLOWER OUTPUT OF VCO CONTROL INPUT (DEMOD. OUTPUT)
- ZENER DIODE TO ASSIST SUPPLY REGULATION
- 5V, 10V AND 15V PARAMETRIC RATING
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD NO. 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"


The **HCC 4046B** (extended temperature range) and **HCF 4046B** (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and ceramic flat package. The **HCC/HCF 4046B** COS/MOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2V zener diode is provided for supply regulation if necessary.

**VCO Section**

The VCO requires one external capacitor  $C_1$  and one or two external resistors ( $R_1$  or  $R_1$  and  $R_2$ ). Resistor  $R_1$  and capacitor  $C_1$  determine the frequency range of the VCO and resistor  $R_2$  enables the VCO to have a frequency offset if required. The high input impedance ( $10^{12}\Omega$ ) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUTPUT). If this terminal is used, a load resistor ( $R_S$ ) of 10 k $\Omega$  or more should be connected from this terminal to  $V_{SS}$ . If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full COS/MOS logic swing is available at the output of the VCO and allows direct coupling to COS/MOS frequency dividers such as the **HCC/HCF 4024B**, **HCC/HCF 4018B**, **HCC/HCF 4020B**, **HCC/HCF 4022B**, **HCC/HCF 4029B**, and **HBC/HBF 4059A**. One or more **HCC/HCF 4018B** (Presettable Divide-by-N Counter) or **HCC/HCF 4029B** (Presettable Up/Down Counter), or **HBC/HBF 4059A** (Programmable Divide-by-"N" Counter), together with the **HCC/HCF 4046B** (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

**Phase Comparators**

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within COS/MOS logic levels [logic "0"  $\leq 30\%$  ( $V_{DD}-V_{SS}$ ), logic "1"  $\geq 70\%$  ( $V_{DD}-V_{SS}$ )]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input. Phase comparator I is an exclusive-OR network; it operates analogously to an over-driven balanced mixer. To maximize the lock range, the signal-and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to  $V_{DD}/2$ . The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency ( $f_o$ ). The frequency range of input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range ( $2 f_c$ ). The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range ( $2 f_L$ ). The capture range is  $\leq$  the lock range. With phase



41C 08786 D T-50-17

comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal. One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between  $0^\circ$  and  $180^\circ$ , and is  $90^\circ$  at the center frequency. Fig. (a) shows the typical, triangular, phase-to-output response characteristic of phase-comparator I. Typical waveforms for a COS/MOS phase-locked-loop employing phase comparator I in locked condition of  $f_o$  is shown in Fig. (b). Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-stage output-circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to  $V_{DD}$  or down to  $V_{SS}$ , respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON most of the time, and both the n- and p-drivers OFF (3 state) the remainder of the time. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON most of the time, and both the n- and p-drivers OFF (3 state) the remainder of the time. If the signal and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal and comparator-input frequencies are the same, but the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point both p- and n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. (c) shows typical waveforms for a COS/MOS PLL employing phase comparator II in a locked condition.

Fig. (a) - Phase-comparator I characteristics at low-pass filter output





Fig. (b) - Typical waveforms for COS/MOS Phase-Locked-Loop employing phase comparator I in locked condition of  $f_o$






HCC/HCF 4046B

41C 08787 D T-50-17

Fig.(c) - Typical waveforms for COS/MOS Phase-Locked Loop employing phase comparator II in locked condition



NOTE : DASHED LINE IS AN OPEN-CIRCUIT CONDITION

5-1478

## ABSOLUTE MAXIMUM RATINGS

$V_{DD}^*$	Supply voltage: HCC types	-0.5 to 20	V
	HCF types	-0.5 to 18	V
$V_I$	Input voltage	-0.5 to $V_{DD} + 0.5$	V
$I_I$	DC input current (any one input)	$\pm 10$	mA
$P_{tot}$	Total power dissipation (per package)	200	mW
	Dissipation per output transistor		
	for $T_{op}$ = full package-temperature range	100	mW
$T_{op}$	Operating temperature: HCC types	-55 to 125	°C
	HCF types	-40 to 85	°C
$T_{stg}$	Storage temperature	-65 to 150	°C

\* All voltage values are referred to  $V_{SS}$  pin voltage

## ORDERING NUMBERS:

HCC 4046 BD	for dual in-line ceramic package
HCC 4046 BF	for dual in-line ceramic package, frit seal
HCC 4046 BK	for ceramic flat package
HCF 4046 BE	for dual in-line plastic package
HCF 4046 BF	for dual in-line ceramic package, frit seal

## RECOMMENDED OPERATING CONDITIONS

$V_{DD}$	Supply voltage: HCC types	3 to 18	V
	HCF types	3 to 15	V
$V_I$	Input voltage	0 to $V_{DD}$	V
$T_{op}$	Operating temperature: HCC types	-55 to 125	°C
	HCF types	-40 to 85	°C







HCC/HCF 4046B

41C 08788


D

T-50-17


## MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic package  
for HCC 4046 BDDual in-line ceramic package  
for HCC/HCF 4046 BFDual in-line plastic package  
for HCF 4046 BECeramic flat package for  
HCC 4046 BK

## CONNECTION DIAGRAM



## BLOCK DIAGRAM






HCC/HCF 4046B

41C 08789 D T-50-17

## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Parameter		Test conditions				Values						Unit	
		V <sub>I</sub> (V)	V <sub>O</sub> (V)	I <sub>O</sub>   (μA)	V <sub>DD</sub> (V)	T <sub>Low</sub> *		25°C			T <sub>High</sub> *		
						Min.	Max.	Min.	Typ.	Max.	Min.		Max.
VCO SECTION													
V <sub>OH</sub> Output high voltage		0/ 5		< 1	5	495		495	5		495		V
		0/10		< 1	10	995		995	10		995		
		0/15		< 1	15	1495		1495	15		1495		
V <sub>OL</sub> Output low voltage		5/0		< 1	5		0.05			0.05		0.05	V
		10/0		< 1	10		0.05			0.05		0.05	
		15/0		< 1	15		0.05			0.05		0.05	
I <sub>OH</sub> Output drive current	HCC types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15		mA
		0/ 5	4.6		5	-0.64		-0.51	-1		-0.36		
		0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
		0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
	HCF types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1		
		0/ 5	4.6		5	-0.52		-0.44	-1		-0.36		
I <sub>OL</sub> Output sink current	HCC types	0/10	9.5		10	-1.3		-1.1	-2.6		-0.9		
		0/15	13.5		15	-3.6		-3.0	-6.8		-2.4		
		0/ 5	0.4		5	0.64		0.51	1		0.36		
		0/10	0.5		10	1.6		1.3	2.6		0.9		
	HCF types	0/15	1.5		15	4.2		3.4	6.8		2.4		
		0/ 5	0.4		5	0.52		0.44	1		0.36		
I <sub>IH</sub> , I <sub>IL</sub> Input leakage current	HCC types	0/18	Any input		18		±0.1		±10 <sup>-5</sup>	±0.1		± 1	μA
	HCF types	0/15			15		±0.3		±10 <sup>-5</sup>	±0.3		± 1	
PHASE COMPARATOR SECTION													
I <sub>DD</sub> Total device current Pin 14 = open Pin 5 = V <sub>DD</sub>  Pin 14 = V <sub>SS</sub> or V <sub>DD</sub> Pin 5 = V <sub>DD</sub>		0/ 5			5		0.1		0.05	0.1		0.1	mA
		0/10			10		0.5		0.25	0.5		0.5	
		0/15			15		1.5		0.75	1.5		1.5	
		0/20			20		4		2	4		4	
	HCC types	0/ 5			5		5		0.04	5		150	μA
		0/10			10		10		0.04	10		300	
		0/15			15		20		0.04	20		600	
		0/20			20		100		0.08	100		3000	
		0/ 5			5		20		0.04	20		150	
		0/10			10		40		0.04	40		300	
HCF types	0/15			15		80		0.04	80		600		
	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15		mA	
HCC types	0/ 5	4.6		5	-0.64		-0.51	-1		-0.36			
	0/10	9.5		10	-1.6		-1.3	-2.6		-0.9			
	0/15	13.5		15	-4.2		-3.4	-6.8		-2.4			
	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1			
HCF types	0/ 5	4.6		5	-0.52		-0.44	-1		-0.36			
	0/10	9.5		10	-1.3		-1.1	-2.6		-0.9			
	0/15	13.5		15	-3.6		-3.0	-6.8		-2.4			



41C 08790 D T-50-17

## STATIC ELECTRICAL CHARACTERISTICS (continued)

Parameter			Test conditions				Values						Unit	
			V <sub>I</sub> (V)	V <sub>O</sub> (V)	I <sub>O</sub>   (μA)	V <sub>DD</sub> (V)	T <sub>Low</sub> *		25°C			T <sub>High</sub> *		
							Min.	Max.	Min.	Typ.	Max.	Min.		Max.
I <sub>OL</sub>	Output sink current	HCC types	0/ 5	0.4		5	0.64		0.51	1		0.36		mA
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
	HCF types	0/ 5	0.4		5	0.52		0.44	1		0.36			
		0/10	0.5		10	1.3		1.1	2.6		0.9			
		0/15	1.5		15	3.6		3.0	6.8		2.4			
V <sub>IH</sub>	Input high voltage			0.5/4.5	< 1	5	3.5		3.5			3.5		V
				1/9	< 1	10	7		7			7		
				1.5/13.5	< 1	15	11		11			11		
V <sub>IL</sub>	Input low voltage			4.5/0.5	< 1	5		1.5			1.5		1.5	V
				9/1	< 1	10		3			3		3	
				13.5/1.5	< 1	15		4			4		4	
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current (except, pin 14)	HCC types	0/18	Any input		18		±0.1		±10 <sup>-5</sup>	±0.1		± 1	μA
		HCF types	0/15			15		±0.3		±10 <sup>-5</sup>	±0.3		± 1	
I <sub>OUT</sub>	3-state leakage current	HCC types	0/18	0/18		18		±0.4		±10 <sup>-4</sup>	±0.4		± 12	μA
		HCF types	0/15	0/15		15		±1.0		±10 <sup>-4</sup>	±1.0		±7.5	
C <sub>I</sub>	Input capacitance				Any input					5	7.5			pF

\* T<sub>Low</sub> = - 55°C for HCC device; -40°C for HCF device.\* T<sub>High</sub> = +125°C for HCC device; +85°C for HCF device.

The Noise Margin for both "1" and "0" level is:

1V min. with V<sub>DD</sub> = 5V

2V min. with V<sub>DD</sub> = 10V

2.5V min. with V<sub>DD</sub> = 15V



HCC/HCF 4046B

41C 08791 0

T-50-17

ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}\text{C}$ )

Parameter		Test conditions	Values				Unit
			V <sub>DD</sub> (V)	Min.	Typ.	Max.	
VCO SECTION							
P <sub>D</sub>	Operating power dissipation	f <sub>o</sub> = 10 KHz R <sub>2</sub> = ∞ R <sub>1</sub> = 1 MΩ V <sub>COIN</sub> = $\frac{V_{DD}}{2}$	5 10 15		70 800 3000	140 1600 6000	μW
f <sub>max</sub>	Maximum frequency	R <sub>1</sub> = 10 KΩ R <sub>2</sub> = ∞ C <sub>1</sub> = 50 pF V <sub>COIN</sub> = V <sub>DD</sub>	5	0.3	0.6		MHz
			10	0.6	1.2		
			15	0.8	1.6		
		R <sub>1</sub> = 5 KΩ R <sub>2</sub> = ∞ C <sub>1</sub> = 50 pF V <sub>COIN</sub> = V <sub>DD</sub>	5	0.5	0.8		
			10	1	1.4		
			15	1.4	2.4		
Center frequency (f <sub>o</sub> ) and frequency range f <sub>max</sub> -f <sub>min</sub>		Programmable with external components R <sub>1</sub> , R <sub>2</sub> and C <sub>1</sub>					
Linearity		V <sub>COIN</sub> = 2.5V <sup>±0.3</sup> R <sub>1</sub> = 10 kΩ	5		1.7		%
		V <sub>COIN</sub> = 5V <sup>±1</sup> R <sub>1</sub> = 100 kΩ	10		0.5		
		V <sub>COIN</sub> = 5V <sup>±2.5</sup> R <sub>1</sub> = 400 kΩ	10		4		
		V <sub>COIN</sub> = 7.5V <sup>±1.5</sup> R <sub>1</sub> = 100 kΩ	15		0.5		
		V <sub>COIN</sub> = 7.5V <sup>±5</sup> R <sub>1</sub> = 1 MΩ	15		7		
Temperature frequency stability (no frequency offset) f <sub>min</sub> = 0			5		±0.12		%/°C
			10		±0.04		
			15		±0.015		
		Frequency offset f <sub>min</sub> ≠ 0	5		±0.09		
			10		±0.07		
			15		±0.03		
V <sub>CO</sub>	Output duty cycle		5, 10, 15		50		%
t <sub>THL</sub> , t <sub>TLH</sub>	VCO output transition time		5		100	200	ns
			10		50	100	
			15		40	80	
	Source follower output (demodulated output): offset voltage V <sub>COIN</sub> -V <sub>DEM</sub>	R <sub>S</sub> > 10 kΩ	5, 10, 15		1.8	2.5	V
	Source follower output (demodulated output): Linearity	R <sub>S</sub> = 100 kΩ V <sub>COIN</sub> = 2.5 <sup>±0.3</sup> V	5		0.3		%
		R <sub>S</sub> = 300 kΩ V <sub>COIN</sub> = 5 <sup>±2.5</sup> V	10		0.7		
		R <sub>S</sub> = 500 kΩ V <sub>COIN</sub> = 7.5 <sup>±5</sup> V	15		0.9		
V <sub>Z</sub>	Zener diode voltage	I <sub>Z</sub> = 50 μA		4.45	5.5	6.15	V
R <sub>Z</sub>	Zener dynamic resistance	I <sub>Z</sub> = 1 mA			40		Ω
PHASE COMPARATOR SECTION							
R14	Pin 14 (signal in) input resistance		5	1	2		MΩ
			10	0.2	0.4		
			15	0.1	0.2		
	A.C. coupled signal input voltage sensitivity* (peak-to-peak)	f <sub>in</sub> = 100 KHz sine wave	5	180	360		mV
			10	330	660		
			15	900	1800		

HCC/HCF 4046B

41C 08792 D

T-50-17

## ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Values				Unit
		V <sub>DD</sub> (V)	Min.	Typ.	Max.	
PHASE COMPARATOR SECTION(cont'd)						
T <sub>PHL</sub> Propagation delay time High to low level Pins 14 to 13		5	225	450		ns
		10	100	200		
		15	65	130		
T <sub>PLH</sub> Propagation delay time Low to high, level		5		350	700	ns
		10		150	300	
		15		100	200	
T <sub>PHZ</sub> Propagation delay time 3-state High level to High Impedance Pins 14 to 13		5		225	450	ns
		10		100	200	
		15		65	130	
T <sub>PLZ</sub> Low level to high Impedance		5		285	570	ns
		10		130	260	
		15		95	190	
t <sub>r</sub> , t <sub>f</sub> Input rise or fall time Comparator Pin 3		5			50	μs
		10			1	
		15			0.3	
Signal Pin 14		5			500	μs
		10			20	
		15			2.5	
t <sub>THL</sub> , t <sub>TLH</sub> Transition time		5		100	200	ns
		10		50	100	
		15		40	80	

\* For sine wave the frequency must be greater than 10 KHz for Phase Comparator II.





HCC/HCF 4046B

41C 08793

D

T-50-17







## DESIGN INFORMATION

This information is a guide for approximating the values of external components for the HCC/HCF 4046B in a Phase-Locked-Loop system. The selected external components must be within the following ranges:


$$5 \text{ k}\Omega \leq R_1, R_2, R_3 \leq 1 \text{ M}\Omega$$

$$C_1 \geq 100 \text{ pF at } V_{DD} \geq 5\text{V}$$


$$C_1 \geq 50 \text{ pF at } V_{DD} \geq 10\text{V}$$

CHARACTERISTICS	USING PHASE COMPARATOR I		USING PHASE COMPARATOR II	
	VCO WITHOUT OFFSET $R_2 = \infty$	VCO WITH OFFSET	VCO WITHOUT OFFSET $R_2 = \infty$	VCO WITH OFFSET
VCO Frequency				
For No Signal Input	VCO in PLL system will adjust to centre frequency $f_o$		VCO in PLL system will adjust to lowest operating frequency, $f_{min}$	
Frequency Lock Range, $2f_L$	$2f_L = \text{full VCO frequency range}$ $2f_L = f_{max} - f_{min}$			
Frequency Capture Range, $2f_c$			$f_c = f_L$	
Loop Filter Component Selection				
Phase Angle between Signal and Comparator	90° at centre frequency ( $f_o$ ), approximating 0° and 180° at ends of lock range ( $2f_L$ )		Always 0° in lock	
Locks on Harmonics of Centre Frequency	Yes		No	
Signal Input Noise Rejection	High		Low	

\* G.S. Moskytz "miniaturized RC filters using phase Lockedloop" BSTJ, may 1965.



4015B



4016B