

---

# HD49315AF

CMOS 10-Bit A/D Converter

# HITACHI

ADE-207-160 (Z)  
Preliminary, 1st Edition  
Jan. 1995

---

## Description

The HD49315AF is a high-speed, low-power monolithic CMOS 10-bit Analog-to-Digital (A/D) converter LSI.

## Application


- Digital video processing including digital VCR and digital TV.

## Features

- Resolution: 10 bits
- Maximum conversion rate: 15 Msps (Min)
- Power dissipation: 115 mW (Typ)
- Standby mode provided (low-power waiting mode)
- Operating supply voltage: +4.75 V, +3.3 V (Split supply)

# HD49315AF

## Pin Arrangement



**Pin Description**

Pin No.	Symbol	Function	Description	I/O
1	D0	Digital output (LSB)		O
2 to 5	D1 to D4	Digital output		O
6, 7	NC	Unused		—
8 to 11	D5 to D8	Digital output		O
12	D9	Digital output (MSB)		O
13	DV <sub>SS</sub>	Digital ground (0 V)	Connect this pin in common with AV <sub>SS</sub> external to the IC	—
14	NC	Unused		—
15	DV <sub>DDL</sub>	Digital power supply (3.3 V)	Connect this pin in common with AV <sub>DDL</sub> external to the IC	—
16	DV <sub>SS</sub>	Digital ground (0 V)	Connect this pin in common with AV <sub>SS</sub> external to the IC	—
17, 18	NC	Unused		—
19	AV <sub>DDL</sub>	Analog power supply (3.3 V)		—
20	LINV	H: D0 to D8 invert L: Normal operation (0 to DV <sub>DDL</sub> )	Pull-up internal to DV <sub>DDL</sub>	I
21	MINV	H: D9 invert L: Normal operation (0 to DV <sub>DDL</sub> )	Pull-up internal to DV <sub>DDL</sub>	I
22	CLK	Conversion clock input (0 to DV <sub>DDL</sub> )		I
23	TEST	H: Test mode L: Normal operation (0 to DV <sub>DDL</sub> )	Pull-up internal to DV <sub>DDL</sub>	I
24	STBY	H: Standby mode L: Normal operation (0 to DV <sub>DDL</sub> )	Pull-up internal to DV <sub>DDL</sub>	I
25	NC	Unused		—
26	AV <sub>DDH</sub>	Analog power supply (4.75 V)		—
27	NC	Unused		—
28	AV <sub>SS</sub>	Analog ground (0 V)		—
29	NC	Unused		—
30	VRT	Reference voltage input (high side: 4.0 V)	Insert a 0.1 μF ceramic capacitor between this pin and AV <sub>SS</sub>	I
31 to 33	VR1 to VR3	Center tap for reference voltage	Insert a 0.1 μF ceramic capacitor between this pin and AV <sub>SS</sub>	—
34	VRB	Reference voltage input (low side: 2.0 V)	Insert a 0.1 μF ceramic capacitor between this pin and AV <sub>SS</sub>	I

---

## HD49315AF


---

### Pin Description (cont)

Pin No.	Symbol	Function	Description	I/O
35	NC	Unused		—
36	AV <sub>SS</sub>	Analog ground (0 V)		—
37	AV <sub>DDH</sub>	Analog power supply (4.75 V)		—
38	BIAS	Internal bias pin	Insert a 39 kΩ resistor between this pin and AV <sub>DDH</sub> , and insert a 0.1 μF ceramic capacitor between this pin and AV <sub>SS</sub>	—
39	V <sub>IN</sub>	Analog signal input (2 to 4 V)		—
40	NC	Unused		—
41	AV <sub>DDL</sub>	Analog power supply (3.3 V)		—
42	AV <sub>DDH</sub>	Analog power supply (4.75 V)		—
43	NC	Unused		—
44	AV <sub>SS</sub>	Analog ground (0 V)		—
45	DV <sub>DDL</sub>	Digital power supply (3.3 V)	Connect this pin in common with AV <sub>DDL</sub> external to the IC	—
46	NC	Unused		—
47	NC	Unused		—
48	DV <sub>SS</sub>	Digital ground (0 V)	Connect this pin in common with AV <sub>SS</sub> external to the IC	—

---

Block Diagram



## HD49315AF

### Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Units
Power supply voltage	$V_{DD(max)}$	6.0	V
Analog input pin voltage	$V_{IN(max)}$	-0.3 to $AV_{DDH} + 0.3$	V
Reference pin voltage	$V_{REF(max)}$	-0.3 to $AV_{DDH} + 0.3$	V
Digital input voltage	$V_{I(max)}$	-0.3 to $DV_{DDL} + 0.3$	V
Reference pin voltage difference	$V_{RT} - V_{RB}$	2.5	V
Power dissipation	$P_{D(max)}$	400	mW
Operating temperature	Topr	-10 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

Notes: 1.  $V_{DD}$  refers to  $AV_{DDH}$ ,  $AV_{DDL}$ , and  $DV_{DDL}$ .

2. Connect  $AV_{DDL}$  and  $DV_{DDL}$  to a common point outside the IC. If  $AV_{DDL}$  and  $DV_{DDL}$  are separated by a noise filter, make sure that their voltages differ by less than 0.3 V on power up, and by less than 0.1 V during operation.

3. Connect  $AV_{SS}$  and  $DV_{SS}$  to a common point outside the IC.

**Electrical Characteristics** (Unless otherwise specified, Ta = 25°C,  $AV_{DDH} = 4.75$  V,  $AV_{DDL} = 3.3$  V,  $DV_{DDL} = 3.3$  V,  $V_{RT} = 4.0$  V,  $V_{RB} = 2.0$  V,  $R_{EXT} = 39$  k $\Omega$ )

Item	Symbol	Min	Typ	Max	Units	Test conditions
Resolution	RES	10	10	10	bit	
Power supply voltage range	$V_{DDH}$	4.50	4.75	5.25	V	$V_{DDL} = 3.3$ V, $f_{CLK} = 15$ MHz (duty 50%),
	$V_{DDL}$	2.7	3.3	$V_{DDH}$	V	$V_{DDH} = 4.75$ V, $f_{IN} = 3.751$ MHz sine wave
Supply current	$I_{DDH}^{*1}$	—	16.0	20.0	mA	$f_{IN} = 1$ kHz sine wave,
	$I_{DDL}^{*2}$	—	11.8	15.0	mA	$f_{CLK} = 15$ MHz (duty 50%) $V_{IN} = 2$ Vp-p
Standby current	$I_{STBYH}^{*1}$	—	—	100	$\mu$ A	CLK: 0 V fixed
	$I_{STBYL}^{*2}$	—	—	100	$\mu$ A	Other digital I/O pins open
Reference resistance	$R_{REF}$	400	620	—	$\Omega$	Resistance between $V_{RT}$ and $V_{RB}$
Input range	$V_{INp-p}^{*3}$	1.95	—	2.08	V	
Offset voltage	$E_{OB}^{*4}$	-50	—	+50	mV	Bottom side
Analog input current	$I_{IN}^{*5}$	-8	—	+8	$\mu$ A	$f_{CLK} = 15$ MHz $V_{IN} = 2$ to 4 V: DC voltage
Analog input capacitance	$C_{IN}^{*6}$	—	(10)	—	pF	

**Electrical Characteristics** (Unless otherwise specified,  $T_a = 25^\circ\text{C}$ ,  $AV_{DDH} = 4.75\text{ V}$ ,  $AV_{DDL} = 3.3\text{ V}$ ,  $DV_{DDL} = 3.3\text{ V}$ ,  $V_{RT} = 4.0\text{ V}$ ,  $V_{RB} = 2.0\text{ V}$ ,  $R_{EXT} = 39\text{ k}\Omega$ ) (cont)


Item	Symbol	Min	Typ	Max	Units	Test conditions
Analog input bandwidth	BW	-1	—	—	dB	$f_{IN} = 10\text{ MHz}$
Digital input current	$I_{IH}$	—	—	50	$\mu\text{A}$	$V_{IH} = V_{DDL}$
	$I_{IL}$ (CLK)	-50	—	—	$\mu\text{A}$	$V_{IL} = 0\text{ V}$
	$I_{IL}$	-200	—	—	$\mu\text{A}$	$V_{IL} = 0\text{ V}$
Digital input voltage	$V_{IH}$	$2.0 \times DV_{DDL} / 3.3$	—	$DV_{DDL}$	V	
	$V_{IL}$	0	—	$0.8 \times DV_{DDL} / 3.3$	V	
Conversion frequently	$f_{CLK}$	2	—	15	MHz	
Clock pulse width	$t_{WH}^{*7}$	31	—	300	ns	$V_{DDL} = 4.75\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
		27	—	300	ns	$V_{DDL} = 3.30\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
		27	—	300	ns	$V_{DDL} = 2.70\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
	$t_{WL}^{*7}$	27	—	300	ns	$V_{DDL} = 4.75\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
		27	—	300	ns	$V_{DDL} = 3.30\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
		31	—	300	ns	$V_{DDL} = 2.70\text{ V}$ , $f_{CLK} = 15\text{ MHz}$ $f_{IN} = 3.751\text{ MHz}$ , sine wave
Digital output delay time	$t_{PD}$	—	—	47	ns	$V_{DDL} = 3.3\text{ V}$ , $C_L = 10\text{ pF}$
		—	—	52	ns	$V_{DDL} = 2.7\text{ V}$ , $C_L = 10\text{ pF}$
Digital output hold time	$t_{HOLD}$	15	—	—	ns	$V_{DDL} = 3.3\text{ V}$ , $C_L = 10\text{ pF}$
		20	—	—	ns	$V_{DDL} = 2.7\text{ V}$ , $C_L = 10\text{ pF}$
Digital output enable time	$t_{ZH}$	—	—	500	ns	$R_L = 2\text{ k}\Omega$ , $C_L = 10\text{ pF}$
	$t_{ZL}$	—	—	500	ns	$R_L = 2\text{ k}\Omega$ , $C_L = 10\text{ pF}$
Digital output disable time	$t_{HZ}$	—	—	500	ns	$R_L = 2\text{ k}\Omega$ , $C_L = 10\text{ pF}$
	$t_{LZ}$	—	—	500	ns	$R_L = 2\text{ k}\Omega$ , $C_L = 10\text{ pF}$
Analog signal read-in time	$t_{AP}$	-5	—	10	ns	
Integration linearity error	INL +	—	+1.0	+2.0	LSB	$f_{CLK} = 15\text{ MHz}$
	INL -	-2.0	-1.0	—	LSB	

## HD49315AF

**Electrical Characteristics** (Unless otherwise specified,  $T_a = 25^\circ\text{C}$ ,  $AV_{DDH} = 4.75\text{ V}$ ,  $AV_{DDL} = 3.3\text{ V}$ ,  $DV_{DDL} = 3.3\text{ V}$ ,  $V_{RT} = 4.0\text{ V}$ ,  $V_{RB} = 2.0\text{ V}$ ,  $R_{EXT} = 39\text{ k}\Omega$ ) (cont)

Item	Symbol	Min	Typ	Max	Units	Test conditions
Differentiation	$DNL +^{*8}$	0	+0.5	+0.8	LSB	$f_{CLK} = 15\text{ MHz}$
linearity error	$DNL -^{*8}$	-0.8	-0.5	—	LSB	
Digital output	$I_{OZH}$	—	—	50	$\mu\text{A}$	$V_{STBY} = V_{DDL}$ , $V_{OUT} = V_{DDL}$
current	$I_{OZL}$	-50	—	—	$\mu\text{A}$	$V_{STBY} = V_{DDL}$ , $V_{OUT} = 0\text{ V}$
Digital output	$V_{OH}$	$DV_{DDL} - 0.5$	—	—	V	$I_{OH} = -2\text{ mA}$
voltage	$V_{OL}$	—	—	0.5	V	$I_{OL} = 2\text{ mA}$

- Notes: 1.  $I_{DDH}$ ,  $I_{STBYH}$  is Quiescent of  $AV_{DDH}$   
 2.  $I_{DDL}$ ,  $I_{STBYL}$  is Quiescent of  $AV_{DDL} + DV_{DDL}$   
 3.  $V_{INP-P} = V_{IN(1022 \rightarrow 1023)} - V_{IN(0 \rightarrow 1)}$   
 $V_{IN(1022 \rightarrow 1023)}$ : Input voltage when the output code of A/D converter change from 1022 to 1023.  
 $V_{IN(0 \rightarrow 1)}$ : Input voltage when the output code of A/D converter change from 0 to 1.  
 4. The offset voltage ( $E_{OB}$ ) is the difference between  $V_{RB}$  and the input voltage at which the output code changes from 0 to 1 ( $V_{IN(0 \rightarrow 1)}$ ). The offset is positive if  $V_{IN(0 \rightarrow 1)}$  is higher than  $V_{RB}$ , and negative if  $V_{IN(0 \rightarrow 1)}$  is lower than  $V_{RB}$ .  
 $E_{OB} = V_{IN(0 \rightarrow 1)} - V_{RB}$   
 The offset voltage ( $E_{OB}$ ) has  $V_{DDL}$  ( $AV_{DDL}$ ,  $DV_{DDL}$ ) dependence. (+50 mV/V)  
 5.  $I_{IN}$  is not transition current, but static current.  
 6. Reference value  
 7.



8. DNL calculate the difference of linearity error between next two codes.

**Function Table**

STBY	TEST	LINV	MINV	Digital output									Operation mode	
				D9	D8	D7	D6	D5	D4	D3	D2	D1		D0
H	X	X	X	High-Z									Lower power standby	
L	L	L	L	Code table as follows									Normal operation	
		L	H	In the code table below, D9 is inverted										
		H	L	In the code table below, D8 to D0 are inverted										
		H	H	In the code table below, D9 to D0 is inverted										
H	H	L	L	L	H	L	H	L	H	L	H	L	H	Test mode
		L	H	H	H	L	H	L	H	L	H	L	H	
		H	L	L	L	H	L	H	L	H	L	H	L	
		H	H	H	L	H	L	H	L	H	L	H	L	

Note: L: Low level, H: High level, X: High or Low level.  
 STBY, TEST, LINV and MINV are pulled up internal to DV<sub>DDL</sub>.


**Output Code Table**

Output code		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Step (VRB)	0	L	L	L	L	L	L	L	L	L	L
	1	L	L	L	L	L	L	L	L	L	H
	2	L	L	L	L	L	L	L	L	H	L
	3	L	L	L	L	L	L	L	L	H	H
	511	L	H	H	H	H	H	H	H	H	H
	512	H	L	L	L	L	L	L	L	L	L
	1020	H	H	H	H	H	H	H	H	L	L
	1021	H	H	H	H	H	H	H	H	L	H
	1022	H	H	H	H	H	H	H	H	H	L
(VRT)	1023	H	H	H	H	H	H	H	H	H	H


Note: L: Low level, H: High level.

# HD49315AF

## Timing Chart





## 3-State Control



Package Dimension

Unit: mm



Hitachi Code	FP-48
JEDEC Code	—
EIAJ Code	ED-7404A
Weight	0.17 g

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## **Hitachi, Ltd.**

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### **For further information write to:**

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071