

The HD63P01M1 is an 8-bit single chip Microcomputer Unit (MCU) which has 4096 bytes or 8192 bytes of EPROM on the package. It is pin and function (except ROM) compatible with the HD6301V1. The HD63P01M1 can be used to emulate the HD6301V1 for software development or it can be used in production to allow for easy firmware changes with minimum delay.

- FEATURES

- Pin Compatible with HD6301V1
- On Chip Function Compatible with HD6301V1
 - · 128 Bytes of RAM
 - · 29 Parallel I/O
 - 16 Bit Programmable Timer
 - · Serial Communication Interface
- Low Power Consumption Mode
- Sleep Mode, Standby Mode

 Minimum Instruction Cycle Time

1 μ s (f = 1MHz), 0.67 μ s (f = 1.5MHz), 0.5 μ s (f = 2MHz)

- Bit Manipulation, Bit Test Instruction
- Protection from System Upset
- Address Trap, Op-Code Trap

 Up to 65k Words Address Space
- Applicable to 4k or 8k Bytes of EPROM 4096 Bytes: HN482732A

8192 Bytes : HN482764, HN27C64


TYPE OF PRODUCTS

Type No.	Bus Timing	EPROM Type No.
HD63P01M1	1MHz	HN482732A-30, HN482764-3, HN27C64-30

PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

- The specifications for HD63PA01M1 and HD63PB01M1 are preliminary. --



■ PIN ARRANGEMENT


HD63P01M1



(10b Alem

(NOTE) EPROM is not included

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	٧
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stq}	-55 ~+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	-	Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	-	+0.3	٧
	Other Inputs			2.0	-	.0.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧
Input Leakage Current	NMI, IRQ, , RES, STBY	li _{in} i	V _{in} =0.5~V _{CC} -0.5V	+	_	1.0	μΑ
Three State (off-state) Leakage Current	P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₄ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₇ , IS3	li _{TSI} I	V _{in} = 0.5~V _{CC} -0.5V	-	-	1.0	μΑ
O	AU Outside	.,	I _{OH} = -200μA	2.4	-	-	V
Output "High" Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7	_	-	>
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-		0.55	v
Input Capacitance	All Inputs	C _{in}	V _{in} =0V, f=1.0MHz, Ta = 25°C	_	_	12.5	ρF
Standby Current	Non Operation	Icc	V _{1L} (STBY)=0~0.6V V _{IH} (RES) =	-	2.0	15.0	μА
			$V_{CC} - 0.5 \sim V_{CC} V$ $V_{IL}(\overline{RES}) = 0 \sim 0.6 V$				
O			Operating (f=1 MHz * *)	_	6.0	10.0	mA
Current Dissipation*		Icc	Sleeping (f=1MHz**)	_	1.0	2.0	""A
RAM Stand-By Voltage		VRAM		2.0	_	-	٧

^{*} V_{IH} min = V_{CC} -1.0V, V_{IL} max = 0.8V, I_{CC} of EPROM is not included.

typ, value $\{f = x \text{ MHz}\} = \text{typ}$, value $\{f = 1 \text{ MHz}\} \times x$ max, value $\{f = x \text{ MHz}\} = \text{max}$, value $\{f = 1 \text{ MHz}\} \times x$ (both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.) BUS TIMING

İter	n	Symbol	Test		HD63P01M	11	Uni	
			Condition	min	typ	max	- Omit	
Cycle Time		t _{cyc}		1	_	10	μs	
Address Strobe Po	ılse Width"High"*	PWASH		220	_	 -	ns	
Address Strobe R	ise Time	tASr		_	_	20	ns	
Address Strobe F	all Time	tASf		_		20	ns	
Address Strobe D	elay Time*	tASD		60		_	ns	
Enable Rise Time		tEr			_	20	ns	
Enable Fall Time		t _{Ef}		_		20	ns	
Enable Pulse Width "High" Level*		PW _{EH}		450		 	ns	
Enable Pulse Width "Low" Level*		PWEL		450			ns	
Address Strobe to Enable Delay* Time		tASED		60	_	-	ns	
Address Delay Time		t AD1		_	_	250	ns	
		t _{AD2}	Fig. 1	_	_	250	ns	
Address Delay Tir	ne for Latch*	tADL	Fig. 2	_		250	ns	
Data Set-up Time	Write	tosw	7	230			ns	
	Read	t _{DSR}	7	80		-	ns	
Data Hold Time	Read	tHR		0	_	-	ns	
	Write	t _{Hw}		20	-	_	ns	
Address Set-up Ti		^t ASL		60	_	-	ns	
Address Hold Tim		tAHL		30			ns	
Address Hold Time		^t AH	7	20		_	ns	
A ₀ ~ A ₇ Set-up Time Before E*		^t ASM	7	200	_		ns	
Peripheral Read Bus*		(t _{ACCN})		_	_	650	ns	
Access rime	Multiplexed Bus*	(t _{ACCM})	1	_		650	ns	
Oscillator stabiliza	tion Time	^t RC	Fig. 10	20	~	_	ms	
Processor Control	Set-up Time	tPCS	Fig. 11	200	_	1 -	ns	

^{*} These timings change in approximate proportion to t_{CYC}. The figures in this characteristics represent those when t_{CYC} is minimum (= in the highest speed operation).

■ 1.5 MHz AND 2 MHz OPERATION IN SINGLE CHIP MODE OF HD63P01M1

The HD63P0IM1, now in mass production, is guaranteed to operate at 1 MHz. If the conditions below are met, it can operate up to 2 MHz.

Note (1) Only single chip mode (mode 7) is available.

Note (2) The access time is limited when the operation frequency is more than 1 MHz. Therefore use an EPROM that satisfies the condition below.

While operating at 1.5 MHz, the access time must be less than or equal to 400 ns.

While operating at 2 MHz, the access time must be less than or equal to 250 ns.

Note (3) Temperature Range: $T_a = 0^{\circ}\text{C} - 70^{\circ}\text{C}$ Operating Voltage: $V_{CC} = 5V \pm 10\%$

Note (4) This data is only for reference, and does not guarantee this characteristic.



■ PERIPHERAL PORT TIMING ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70$ °C)

		Test		Unit		
Item	Symbol	Condition	min	typ	max	John
Peripheral Data Set-up Time Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	-	_	ns
Peripheral Data Hold Time Port 1, 2, 3, 4	tрDН	Fig. 3	200	_	-	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	^t OSD1	Fig. 5	_	_	300	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	toso2	Fig. 5	_	_	300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Part 1, 2, 3, 4	t _{PWD}	Fig. 4	_	_	300	ns
Input Strobe Pulse Width	tpwis	Fig. 6	200		_	ns
Input Data Hold Time Port 3	tiH	Fig. 6	150	_	-	ns
Input Data Setup Time Port 3	t _{IS}	Fig. 6	0		_	ns

^{*} Except P21

\blacksquare TIMER, SCI TIMING (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, T_a = 0 \sim +70°C)

ltem	Symbol	Complete Test		HD63P01M1			
item		Condition	min	typ	max	Unit	
Timer Input Pulse Width	t _{PWT}		2.0	_	 -	t _{cyc}	
Delay Time, Enable Positive Transition to Timer Out	[†] TOD	Fig. 7	-	_	400	ns	
SCI Input Clock Cycle	t _{Scyc}		2.0	_	_	t _{cyc}	
SCI Input Clock Pulse Width	t _{PWSCK}		0.4		0.6	tScyc	

\blacksquare MODE PROGRAMMING (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, T_a = 0 \sim +70°C)

Item	Symbol	Test		Unit		
rtem	Symbol	Condition	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3	_	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2	_	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}	1	150		_	ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MCU Read)



MCU Write

Figure 4 Port Data Delay Times (MCU Write)



OSS = 1,a write)
Figure 5 | Port 3 Output Strobe Timing (Single Chip Mode)




Figure 6 Port 3 Latch Timing (Single Chip Mode)





Figure 9 Bus Timing Test Loads (TTL Load)



HD63P01M1


■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is 5V ±10%. If the operating voltage of the EPROM is 5V ±5%, 5V±5% should be used.

• XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide-by-4 circuitry is included. An example of connection circuit is shown in Fig. 12. EXTAL accepts an external clock input of duty 45% to 55% to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external clock, XTAL pin should be open.



(a) Crystal Interface



Figure 12 Connection Circuit

Standby (STBY)

This pin is used to place the MCU in the Standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to VSS or VCC and the MCU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset (RES)

This input is used to reset the MCU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MCU can not be reset without clock. To reset the MCU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "High-impedance" and it continues while RES is "Low". If RES goes to "High", CPU does the following.

- (1) I/O Port 2 bits, 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts IRQ1 and IRQ2, clear it before those are used.

Enable (E)

This output pin supplies system clock. Output is a singlephase, TTL compatible and 1/4 of the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance.

Non maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request (IRQ1)

This level sensitive input requests maskable interrupt sequence. When IRQ; goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulators, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

	Vec	tor	Interrupt
Highest	MSB	LSB	,
Priority	FFFE	FFFF	RE3
	FFEE	FFEF	TRAP
	FFFC	FFFO	NMI
	FFFA	FFFB	Softwere Interrupt (SWI)
	FFFE	FFF9	(RO, for IS3)
	FFF6	FFF7	(CF (Timer Input Capture)
	FFF4	FFFS	OCF (Timer Output Comper
	FFF2	FFF3	TOF (Timer Overflow)
Lowest	FFFO	FFF1	SCI (RORF + ORFE + TORE)

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and load the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal (IRQ2) which is quite the same as IRQ1 except that it will use the vector address \$FFF0 to \$FFF7.

When IRQ1 and IRQ2 are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

IRO1 has no internal latch. Therefore, if IRO1 is removed during suspension, that IRQ1 is ignored.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the Interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be SFFEE, SFFEF.

The following pins are available only in single chip mode.

• Input Strobe (IS3) (SC1)

This signal controls IS3 interrupt and the latch of Port 3. When the falling edge of this signal is detected, the flag of Port 3 Control Status Register is set.

For detailed explanation of Port 3 Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

Output Strobe (OS3) (SC2)

This signal is used to send a strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in Figure 5.

The following pins are available for Expanded Modes.

● Read/Write (R/W) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF capacitance.

● I/O Strobe (IOS) (SC:)

In expanded non multiplexed mode 5 of operation, IOS goes to "Low" only when A₂ through A₁₅ are "0" and A₆ is "1" This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3. The 8-bit latch is controlled by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address area is accessed.

- PORTS

There are four I/O Ports on HD63P01M1 MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1". I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Registers are shown in Table 2.

 Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

RES does not affect I/O port Data Register. Therefore, just after RES, Data Register is uncertain. Data Direction Registers are reset.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
1/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8 V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines of Port 1 are configured as inputs in all modes except mode 1. In all modes except expanded non multiplexed mode (Mode 1), Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines (Ao to A7).

• 1/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins on Port 2 (pins 10,9,8 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register, which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit $1\ (P_{21})$ is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF capacitance. In the expanded Modes, data direction register will be inhibited after Reset and data direction will depend on the state of the R/W line. Function of Port 3 is shown below.

Single Chip Mode (Mode 7)

Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe (IS3) and an output strobe (OS3), both being used for handshaking. They are controlled by I/O Port 3 Control/Status Register. Function of these two control lines of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using IS3 (SC1) as a input strobe signal.
- (2) OS3 can be generated by CPU read or write to Port 3's data register.
- (3) IRQ1 interrupt can be generated by an IS3 falling edge.

(HITACHI

HD63P01M1

Port 3 strobe and latch timing is shown in Figs. 5 and 6 respectively.

I/O Port 3 Control/Status Register is explained as follows:

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	-	153	×	oss	LATCH	×	×	×
	183	IRQ:		1				
\$000F	FLAG	ENABLE		Ι.	ENABLE	. ,		

Bit 0 Not used. Bit 1 Not used. Bit 2 Not used. Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of $\overline{1S3}$. The latch is released by the MCU read to Port 3; now new data can be latched again by $\overline{1S3}$ falling edge. Bit 3 is cleared by a reset. If this bit is "0", $\overline{1S3}$ does not affect I/O Port 3 latch operation.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 6 ISS IRQ: ENABLE.

If this bit is set, $\overline{IRQ_i}$ interrupt by $\overline{IS3}$ Flag is enabled. Otherwise the interrupt is disabled. The bit is cleared by a reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of IS3 (SC1). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

Expanded Non Multiplexed Mode (mode 1, 5)

In this mode, Port 3 becomes data bus. (Do ~ D7)

Expanded Multiplexed Mode (mode 0, 2, 4, 6)

Port 3 becomes both the data bus ($D_0 \sim D_7$) and lower bits of the address bus ($A_0 \sim A_7$). An address strobe output is "High" while the address is on the port.

• 1/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the selected operation mode. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF. Function of Port 4 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines (Ao to A7) by writing "1"s on the data direction register. After reset, this port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs.

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only).

Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines (As to A15) regardless of the value of the direction register.

Expanded Multiplexed Mode (Mode 6): In this mode, Port 4 becomes the upper address lines (As to A15). After reset, this

port becomes inputs. In order to use these pins as addresses, they should be programmed as outputs. When all of the eight bits are not required, the remaining lines can be used as I/O lines (input only).

Expanded Multiplexed Mode (Mode 0, 2, 4): In this mode, Port 4 becomes output for upper order address lines (A_B to A₁₅) regardless of the value of data direction register.

The relation between each mode and I/O Port I to 4 is summarized in Table 3.

■ MODE SELECTION

The operation mode after the reset must be determined by the user wiring the 10, 9, and 8th pins externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PCO, PC1, PC2 of I/O Port 2 register when reset goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER

	. 1	6	5	4	3	2	1	0
\$0003	PC2	PC1	PCO	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0

An example of external hardware used for Mode Selection is shown in Fig. 13. The HD14053B is used to separate the peripheral device from the MCU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD63P01M1 is shown in Table 4.

The HD63P01M1 operates in three basic modes: (1) Single Chip Mode; (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed Mode (compatible with HMCS6800 peripheral family).

• Single Chip Mode (Mode 7)

In the Single Chip Mode, all ports will become I/O. This is shown in Figure 15. In this mode, SC₁, SC₂ pins are configured for control lines of Port 3 and can be used as input strobe (IS3) and output strobe (OS3) for data handshaking.

Expanded Multiplexed Mode (Mode 0, 2, 4, 6)

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD63P01M1 is expandable up to 65k words (See Fig. 16).

Expanded Non Multiplexed Mode (Mode 1, 5)

In this mode, the HD63P0IM1 can directly address HMCS6800 peripherals with no address latch. In mode 5, Port 3 becomes a data bus. Port 4 becomes A_0 to A_7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof. Port 1 is configured as a parallel I/O only. In this mode, HD63P01M1 is expandable to 256 locations. In mode 1, Port 3 becomes a data bus and Port 1 becomes A_0 to A_7 address bus, and Port 4 becomes A_8 to A_{15} address bus.

@HITACHI

In this mode, the HD63P01M1 is expandable to 65k bytes with no address latch. (See Fig. 17)

Lower Order Address Bus Latch
 Because the data bus is multiplexed with the lower order

address bus in Port 3 in the expanded multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD63P01M1 is shown in Figure 18.




Figure 13 Recommended Circuit for Mode Selection




Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD63P01M1 MCU Single-Chip Mode




Figure 16 HD63P01M1 MCU Expanded Multiplexed Mode




Figure 17 HD63P01M1 MCU Expanded Non Multiplexed Mode




Figure 18 Latch Connection

Summary of Mode and MCU Signal

This section gives a description of the MCU signals for the various modes. SC₁ and SC₂ are signals which vary with the mode.

Table 3 Feature of each mode and lines

MOI	DE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC,	SCz
SINGLE CHI	P (Mode 7)	1/0	1/0	1.0	1/0	īS3 (I)	OS3 (O)
EXPANDED (Mode 0, 2,		I/O	1/0	ADDRESS BUS (A ₀ ~ A ₇) DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS*	AS(O)	R/W(O)
EXPANDED	(Mode 5)	1.0	I/O	DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS*	IOS(O)	R/ W (O)
NON-MUX	(Mode 1)	ADDRESS BUS	1/0	DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS (Aa - A15)	Not Used	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) (except Mode 0, 2, 4).

= Input = Output 1<u>53</u> 053 = Input Strobe = Output Strobe SC = Strobe Control = Address Strobe

R/W = Read/Write

OS = I/O Select AS

@HITACHI

Table 4 Mode Selection Summary

Mode	(PC2)	P., (PC1)	P. (PČ0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	ı		1	1	Single Chip
6	н	н	L	1	1	ı	MUX(3)	Multiplexed/Partial Decode
5	н	L	Н	ı	1	i i	NMUX(3)	Non-Multiplexed/Partial Decode
4	н	L	L	E(1)	1	E	MUX	Multiplexed/RAM
3	L	н	н	_		_	T - T	Not Used
2	L	н	L	E(1)	i	E	MUX	Multiplexed/RAM
1	L	L	н	E(1)		E	NMUX	Non-Multiplexed
0	L	L		-	1	(2)	MUX	Multiplexed Test

LEGEND :

1 — Internal E — External

MUX — Multiplexed
NMUX — Non-Multiplexed
L — Logic "0"
H — Logic "1"

(NOTES)

- 1) Internal ROM is disabled.
- 2) Reset vector is external for 4 cycles after RES goes "high".
 3) Idle lines of Port 4 address outputs can
- be assigned to Input Port.

■ Memory Map

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.

Table 5 Internal Register Area

Register	Addres
Port 1 Data Direction Register****	00,
Port 2 Data Direction Register****	01
Port 1 Data Register	02.
Port 2 Data Register	03
Port 3 Data Direction Register****	04**
Port 4 Data Direction Register ****	05***
Port 3 Data Register	06
Port 4 Data Register	07 ***
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA
Output Compere Register (High Byte)	08
Output Compare Register (Low Byte)	oc.
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	0F**
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Mode 1

^{**} External address in Modes 0, 1, 2, 4, 6; cannot be

accessed in Mode 5
*** External address in Modes 0, 1, 2, 4

^{**** 1 =} Output, 0 = Input




Figure 19 HD63P01M1 Memory Maps




Figure 19 HD63P01M1 Memory Maps




Figure 19 HD63P01M1 Memory Maps

■ PROGRAMMABLE TIMER

The HD63P01M1 contains 16-bit programmable timer which may be used to make measurement of input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register,
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 20.




Figure 20 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 21.

To write to the counter may disturb serial operations, so it should be inhibited during using the SCI in internal clock mode.



(5AF3 written to the counter)

Figure 21 Counter Write Timing

Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex. STD) must be used.

Input Capture Register (\$000D:\$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5-bit may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-



pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1

Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High." to "Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low" to "High." transition).

- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by an CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by an CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD63P01M1 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both the transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

● Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MCU neglect the remainder of the message. Thus the non-selected MCU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MCU is reenabled or ("waked-up") by the next message.

Programmable Options

The HD63P01M1 has the following programmable features.

- · data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port
 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:

- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS register are explained below.

Transmit / Receive Control Status Register

	6	5	4	3	2	1	. 0	_
RORF C	RFE	TORE	AIE	AE	TIE	TE	¥	ADDR


- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data.
 - If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit /) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.


@HITACHI

- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchro-

nized with the boundary of the byte in the receiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.





Transfer Rate / Mode Control Register

Table 6 SCI Bit Times and Transfer Rates

	XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1 : SS0	E	614.4 kHz	1.0 MHz	1.2288MHz
0 0	E ÷ 16	26 µs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Bauc
0 1	€ ÷ 128	208µs/4,800 Baud	128 µs/7812.5 Baud	104.2µs/ 9,600Baud
1 0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Bauc
1 1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300 Bauc

Table 7 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	-	_	-	_	-
0	1	NRZ	Internal	Not Used ***	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

- * Clock output is available regardless of values for bits RE and TE.
- * Bit 3 is used for serial input if RE = "1" in TRCS.
- Bit 4 is used for serial output if TE = "1" in TRCS.
- *** This pin can be used as I/O port.

Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

- · Rands rate
 - ·data format · clock source
- ·Port 2 bit 2 feature
- It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the

format and the clock select logic.

Bit 1 SS1

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 6 lists the available Baud Rates.

Speed Select

Bit2 CC0)

Clock Control/Format Select

Bit 3 CC1 They control the data format and the clock select logic.

Table 7 defines the bit field.

Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.

- ·CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate.
- · The values of RE and TE have no effect.

Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 7).
- •The external clock must be set to 8 times of the desired
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

• Writing the desired operation control bits of the Rate and Mode Control Register.

 Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

198

Bit 3 Not used.

Bit 4 Not used. Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory. Bit 7 Standby Bit

This bit can be read or written by the user program. It is cleared when the V_{CC} voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD63P01M1 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section

- CPU programming model (See Fig. 23)
- Addressing modes
- · Accumulator and memory manipulation instructions (See Table 8)
- New instructions
- ·Index register and stack manipulation instructions (See Table 9)
- Jump and branch instructions (See Table 10)
- ·Condition code register manipulation instructions (See Table 11)
- · Op-code map (See Table 12)
- Cycle-by-Cycle Operation (See Table 13)

CPU Programming Model

The programming model for the HD63P01M1 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 23 CPU Programming Model

CPU Addressing Modes

The HD63P01M1 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycles will be microseconds. Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three- byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bits addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register. there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte. Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions. Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

Table 8 Accumulator, Memory Manipulation Instructions

	l						Ad	dress	ing	Mod	ies							'			ion giste	-) 0
Operations	Mnemonic	IM	ME	D	DII	REC	т:	IN	DE	x	EX	TÉI	٧D	IMI	PLII	ED	Boolean/ Arithmetic Operation	5	4	3	_		To
		ОР	~	#	OP	~	*	ОP	~	#	OP	~	#	OР	-	*	Arithmetic Operation	н		N	z	v	С
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3			Г	A+M-A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3			Π	B + M → B	1	•	\$	1	1	1
Add Double	ADDD	C3	3	3	D3	4	2	£3	5	2	F3	5	3			Т	A:B+M:M+1-A:B	•	•	1	1	1	1
Add Accumulators	ABA											İ.	L	1B	1	1	A+B-A	1	•	1	1	1:	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C - A	1	•	:	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				8 + M + C - B	:	•	1	1	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			Г	A·M A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			Т	B·M → B	•	•	1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3			Т	A-M	•	•	3	1	R	•
	BITB	C5	2	2	05	3	2	E5	4	2	F5	4	3			Т	B·M	•	•	1	1	R	•
Clear	CLR	1		Γ			Т	6F	5	2	7F	5	3	1		1	00 → M	•	•	R	5	R	R
	CLRA		Г	Г			Г					T	Τ	4F	1	1	00 → A	•	•	R	\$	R	R
	CLRB											Г	Г	5F	1	1	00 - B	•	•	A	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	81	4	3		Γ	Τ	A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	DI	3	2	Εı	4	2	F1	4	3			!	B - M	•	•	1	1	1	1
Compare Accumulators	CPA						Γ							11	1	1	A - 8	•	•	•	1:	:	1
Complement, 1's	COM						1	63	6	2	73	6	3		Г	1	Ñ→M	•	•	1	1	R	s
	COMA			_						\vdash			1	43	1	1	Ā → A	•	•	1	:	A	s
	COMB													53	1	1	B → 8	•	•	1:	ŧ	R	s
Complement, 2's	NEG		Т		_			60	6	2	70	6	3		_	T	00 - M → M	•	•	:	1	o	0
(Negate)	NEGA						Г				Ī		T	40	1	1	00 - A → A	•	•	1	1	ŏ	
	NEGB	Г	Г				Г			Г				50	1	1	00 - 8 → B	•	•	ŧ	1	Ō	
Decimal Adjust, A	DAA												Γ	19	2	,	Converts binary add of BCD characters into BCD format	•	•	1	1	1	9
Decrement	Đ€C			Γ				64	6	2	7A	6	3				M - 1 → M	•	•	1	1	0	•
	DECA	\Box				\vdash				П	_	\vdash	1	4A	1	1	A - 1 → A		•	:	1	lā	
	DECB	1		_									Г	5A	1	ī	8 ~ 1 → B		•	:	1:	lõ	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3		T	Г	A ⊕ M → A	•	•	:	1	Ā	•
	EORB	C8	2	2	08		2	EB	4	2	F8	4	3		-	1	B ⊕ M→ B	•		ī	ti	Ħ	•
Increment	INC							6C	6	2	7C	6	3		Н	1	M + 1 → M	١.	•	:	1	6	
	INCA		Н	Н		\vdash	Н	÷	Ť			Ė	-	4C	1	1	A+1 → A		•	Ť	1	Ö	_
	INCB		Н	Н		-	Н	-	_			-	-	5C	$\overline{}$	1	8 + 1 → 8			÷	1	ŏ	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3	-	÷	Ť	M - A		•	÷	1:	A	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		Н	\vdash	M → B	•	•	Ť	1	R	
Load Double Accumulator	LDD	cc	3	3	DC		2	EC	_	2	FC	5	3				M + 1 → B, M → A	•	•	÷	:	R	•
Multiply Unsigned	MUL													30	7	1	A x B → A : B	•	•	•	•	•	0
OR, Inclusive	ORAA	88	2	2	9A	3	2	AA	4	2	BA	4	3		-	Н	A+M-A	•	•		1	A	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			┢	B + M → B	•	٠	•	-	R	
Push Data	PSHA			-			Н		\dashv	$\overline{}$		Н	H	36	4	1	A → Msp, SP – 1 → SP	-			•		
	PSHB			\neg			Н		┪	\dashv				37	4	1	B → Msp, SP - 1 → SP		•	•	•	•	
Pull Data	PULA			_		\neg	Н		-					32	3	1	SP + 1 → SP, Msp → A			•	•	•	•
	PULB		\dashv	\dashv		\neg	Н		-			-	Н	33	3	i	SP + 1 → SP, Map → B	1	\vdots	•	•	•	-
Rotate Left	ROL	\vdash	\dashv				Н	69	6	2	79	6	3		Ť	H			-	-	_	0	1
	ROLA		-	\dashv	\dashv	-	\dashv	~	*	-		-	Ů	49	1	,	*(L			;		0	:
•	ROLB	\vdash	┥	+			\dashv		-+		-	Н	Н	59	÷	H	V ACAPTITION	-	-	÷		0	÷
Rotate Right	ROR		-	\dashv		-		66	6	2	76	6	3	33	-	Ĥ				÷		0	÷
	RORA	-		-+	\dashv	-	\dashv	-	"	4		-	H	46	7	Ţ	*\ \understand		_	;		8	ı -
1																							

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)



Table 8 Accumulator, Memory Manipulation Instructions

						-	Add	ressi	ng N	Aod	015							٥			on C	ode	
Operations	Mnemonic	IMI	ME	,	DIR	EC	T	IN	DE>	(EXT	ren	٥	iMi	'LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	回	0
		OP	~	*	OP	~	#	OP	~	*	OP	~	#	OP	~	*		н	١	N	z	Y	С
Shift Left	ASL		Г					68	6	2	78	6	3				м,	╚	•	:		2	:
Arithmetic	ASLA													48	1	•	v} Ö •⊞⊞⊞—	•	٠	•		Ю.	*
	ASLB												L	58	1	1	8) C 87	•	•	:	3	➂	*
Double Shift Left, Arithmetic	ASLD													05	1	1	C ACC AV ACC 8 0	•	•	:	1	⑥	1
Shift Right	ASR		Г					67	6	2	77	6	3			Π	M)	•	•			⑥	:
Arithmetic	ASRA		T				Г		T	Г			Ī	47	1	1	<u>^</u> - <u>0</u>	⊡	٠	*	1	⑥	1
	ASRB	1	Ť											57	1	1		•	٠	:	1	©	1
Shift Right	LSA	1						64	6	2	74	6	3	L		L	M ₁	•	•	R	:	6	:
Logical	LSRA	Π	Γ									L	L	44	1	1]^\•- []	•	•	R		©	
	LSAB	Π								L	_		L	54	1	1	,	<u>.</u>	•	R	1	⑥	*
Double Shift Right Logical	LSRD													04	1	١	0	•	·	R	:	6	1
Store	STAA	1	1		97	3	2	A7	4	2	87	4	3		Π		A → M	•	•	1	1	R	٠
Accumulator	STAB	1	T	T	D7	3	2	E7	4	2	F7	4	3	Ι	I_{-}	Ι	B → M	Ŀ	•	1	Ŀ	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	:	1	R	•
Subtract	SUBA	80	2	2	90	3	2	AO	4	2	BO	4	3	└	L	L	A-M-A	ŀ	•	1:	:	:	1
	SUBB	00	2	2	00	3	2	EO	4	2	FO	4	3	ـــــ	┺	┺	B - M → B		ŀ.	1	1	1:	1
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	83	5	3	<u>L</u>	1	L	A:B-M:M+1→A:B		•	:	1	1:	Ŀ
Subtract Accumulators	SBA								L			L	L	10	1	ŀ	A - B → A	•	•	:	1	1	*
Subtract	SBCA	82	2	2	92	3	2	A2	-	2	B2	4	3		↓_	╀	A - M - C → A	•	•	13	13	3	*
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	+	L	1	B - M - C → B	•	•	1	1	13	:
Transfer	TAB		L	┺	Ļ	┺	Ļ	┺	┺	4	↓_	╀	╀	16	11	+	A B	•	•	1	13	R	:
Accumulators	TBA	 	┺	┺	ļ	Ļ	╀	ــــ	↓_	↓	╄	+-	╁	17	1	1	B → A		•	1:	1	R	R
Test Zero or	TST		Ļ	1_	ļ	┺	┖	60	4	2	70	4	3	+	+	4	M - 00	! •	•	1	1.	R	F
Minus	TSTA		┸	↓_	┖-	1	ļ_	上	1	1	┺	丰	1	4D	<u> </u>	+-	A - 00	٠.	ŀ	1	1:	+-	F
	TSTB	上	┸	1	<u> </u>	L	L	1_	┸	┸	↓_	┸	L	50	1,	ľ		•		*	÷	+	+
And Immediate	AIM	┸	1	L	71	6	3		+	+-	-	\perp	L	┖	L	┸	M-IMMM	•	•	1	÷	+	
OR Immediate	OIM		Ĺ	<u> </u>	72	6	3	62	7	3	上	1	\perp	┖	L	1	M+IMM-M	•	•	1	÷	+	•
EOR Immediate	EIM			Γ	75	6	3	65] 7	3	匸		L			L	M⊕IMM→M		•	1	1:	R	٠
Test Immediate	TIM	T	Τ	Γ	78	4	3	68	5	3	1	1	Γ	1	İ	П	M-IMM	•	•	:	1	R	•

Note) Condition Code Register will be explained in Note of Table 11.

HD63P01M1

New Instructions

In addition to the HD6801 Instruction Set, the HD63P01M1 has the following new instructions:

 $AIM - \cdots (M) \cdot (\overline{IMM}) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM - \cdots (M) + (IMM) \rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - - - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) + (IX)

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 9 Index Register, Stack Manipulation Instructions

							Ade	dress	ing	Mo	des						Boolean/	7			on I	Cod	10
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	ΞŦ	IN	DE	×	EX	TEN	ID	IMF	LI	D	Arithmetic Operation	5	4	3	2	1	0
		OP	-	*	OP	~	*	OP	Ī~	*	OP	~	*	OP	~	*	1	H	1	N	Z	v	to
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M:M+1	•	•	1	:	1	1
Decrement Index Reg	DEX	1	Г	Г	Γ		Т				I^-		T	09	1	1	X - 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES	i –	Ī		Ī	Î				Г				34	1	1	SP - 1 → SP	•	•	•	•	•	ŀ
Increment Index Reg	INX		1			T			T	Г				08	1	1	X + 1 → X	•	•	•	1	•	ŀ
Increment Stack Potr	INS		T	Г										31	1	1	SP + 1 → SP	•	•	•	•	•	ŀ
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				M → XH, (M+1) → XL	•	•	0	1	R	•
Loed Stack Potr	LDS	8E	3	3	9E	4	2	ΑE	5	2	8E	5	3				M → SPH. (M+1) → SPL	•	•	Ø	1	R	
Store Index Reg	STX	I	Г		DF	4	2	EF	5	2	FF	5	3		Г		$X_H \rightarrow M, X_L \rightarrow \{M+1\}$	•	•	0	1	R	
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SPH - M, SPL - (M+1)	•	•	Ø	1	R	1
Index Reg → Stack Pntr	TXS				T	T			T					35	1	1	X - 1 → SP	•	•	•	•	•	ŀ
Stack Pntr - Index Reg	TSX	1				T	Г	1	1					30	1	1	SP+1→X	•	•	•	•	•	ŀ
Add	ABX	Ī				T	Г						1	3A	1	1	8 + X → X	•	•	•	•	•	ŀ
Push Date	PSHX		Г			Γ	Г		Ī	Г				3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
			L				L		L								X _H → M _{ep} , SP - 1 → SP			ŀ	L		l
Pull Data	PULX	Γ	Γ				Γ						Γ	38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
					l	l		l				l	l	l		l	SP + 1 → SP, M _{sp} → XL			l		ı	ı
Exchange	XGDX	T					1							18	2	1	ACCDIX	•	•	•		•	Ī

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ac	ldres	sing	Mo	des							[on (•
Operations	Mnemonic	REI	ATI	VE	Di	REC	CT.	IN	DE	×	EX.	TEN	ID	IMF	LIE	D	Branch Test	5	4	3	2	1	٥
		OP	-	*	OP	Ι-	#	OP	~	#	OP	~	*	OP	~	#		н	1	N	Z	>	С
Branch Always	BRA	20	3	2				П	Г	П		Г	Т	Г			None	•	•	•	•	•	٠
Branch Never	BRN	21	3	2		Г		П	Γ	П		Г	П				None	•	•	•	•	٠	٠
Branch If Carry Clear	BCC	24	3	2		1		Г	Г	Г		П	Π				C=0	•	•	•	•	•	•
Branch If Carry Set	BC\$	25	3	2		1		1									C = 1	•	•	•	•	•	•
Brench If = Zero	8EQ	27	3	2		Г	Г	1	Г	Г	Ι						Z = 1	•	•	•	•	•	٠
Brench If > Zero	BGE	2C	3	2			Г		Г	П	Ι		Г				N ⊕ V = 0	•	•	•	•	•	•
Brench If > Zero	BGT	2€	3	2			Г		Г				Г				Z+(N (V) - 0	•	•	•	•	•	•
Branch If Higher	BHI	22	3	2				1			┌┈	1	Т		Г		C+Z=0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2		Ì	T	T	Ī			T		1	Г		Z + (N @ V) - 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2						Γ							C+Z=1	•	•	•	•	•	•
Branch If < Zero	BLT	20	3	2			Т			Г			Т				N ⊕ V = 1	T٠	•	•	•	•	•
Brench If Minus	BMI	28	3	2	\vdash						1		T	1	Г	1	N = 1	•	•	•	•	٠	•
Brench If Not Equal Zero	BNE	26	3	2	Γ	Γ	Ī		Γ		Γ	Γ	Γ				Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2						Γ							v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2		1	1	t	Т		T		Г	1			V - 1	•	•	•	ŀ	•	•
Branch If Plus	BPL	2A	3	2	Г	Π	П	П	Γ	1		Π	Ι	I			N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	BD	5	2		Г	Т	Т	T	Ī		Γ	Т	T		П		•	•	•	•	•	•
Jump	JMP	1		Т	T	1	T	6E	3	2	7E	3	3	1			1	•	•	•	•	•	•
Jump To Subroutine	JSR	1		1	9D	5	2	AD	5	2	80	6	3	T	Π		1	•	•	•	•	•	•
No Operation	NOP			Γ		Γ		Γ	Γ					01	1	1	Advences Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	1	П	Т		Т	T		T	1	П	Г	Т	38	10	1		Τ-		- (D	=	=
Return From Subroutine	RTS					Γ	Γ				Г		Γ	39	5	,		•	•	•	•	•	•
Softwere Interrupt	SWI			1	Ī	Т	T	Τ	L			Г	Γ	3F	12	1		•	s	•	•	•	•
Wait for Interrupt*	WAI	T	Т	Т	Г	Г	T	Т	Г	Ī		Г	T	ЭE	9	1		•	1	•	•	•	•
Sleep	SLP	†··	t	1	1	t	1	+-	1	t	†	1	1	1A	4	11	†	1.	•	١.	i.	•	•

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.

Condition Code Register will be explained in Note of Table 11.

Table 11 Condition Code Register Manipulation Instructions

		Addre	ssingt	Aodes	-	c	ondit	ion (odel	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	T	To
		OP	[~	*		Н	1	N	Z	v	C
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 - 1	•	R	•	•	•	
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Cerry	SEC	00	1	1	1 → C	•	•	•	•	•	s
Set Interrupt Mesk	SEI	OF	1	1	1 + 1	•	s	•	•	•	1.
Set Overflow	SEV	ОВ	1	ī	1 - V	•	•	•	•	s	1.
Accumulator A → CCR	TAP	06	1	1	A→ CCR			0	9 -		<u>-</u>
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•				١.

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- Test: Result = 10000000? (Bit V)
- (Bit C) Test: Result + 00000000?
- (Bit C) Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to NeC=1 after the execution of instructions
- (Bit N) Test: Result less than zero? (Bit 15=1) (All Bit) Load Condition Code Register from Stack.
- (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- (All Bit) Set according to the contents of Accumulator A.
- (Bit C) Result of Multiplication Bit 7=1 of ACCB?

[NOTE 2] CLI instructions and interrupt.

If interrupt mask-bit is set (1="1") and interrupt is requested (IRQ₁ = "0" or IRQ₂ = "0"), and then CLI instruction is executed, the CPU responds as follows.

1 the next instruction of CLI is one-machine cycle instruction.

Subsequent two instructions are executed before the interrupt is responded. That is, the next and the next of the next instruction are executed.

2 the next instruction of CLI is two-machine cycle (or more) instruction, Only the next instruction is executed and then the CPU jump to the interrupt routine. Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 12 OP-Code Map

OI						ACC	ACC	IND	EXT		ACCA	or SP			ACCE	or X		٦
CO	DE					A	В		DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	٦
\\'	-11	9000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	٦
LO.	\geq	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	٦
0000	0		SBA	BRA	TSX		N	EG					S	υB				7
1000	1	NOP	CBA	BRN	INS			A	IM				CI	MP				7
0010	2			ВНІ	PULA			0	1M				S	BC				1
0011	3			BLS	PULB		CC	M			SU	BD		T	AD	DD		1
0100	4	LSRD		BCC	DES		L	SR					A	ND				7
D101	5	ASLD		BCS	TXS			E	M				В	IT				†
DITO	6	TAP	TAB	BNE	PSHA		R	ÖR					LC)A				7
1110	7	TPA	TBA	BEQ	PSHB		A:	SR				STA				STA		†
1000	•	INX	XGDX	BVC	PULX		A	SL					EC	OR .				†
1001	9	DEX	DAA	BVS	RTS		R	DL					Al	OC .				†
1010	A	CLV	SLP	BPL	ABX		DI	EC					QI	RA				†
1011	В	SEV	ABA	BMI	RTI			T	M				A	DD				†
1100	С	CLC		BGE	PSHX		IN	iC			CF	•x			LC	00		†
1101	D	SEC		BLT	MUL		TS	ST		BSR		JSR				STD		†
1110	Ε	CLI		BGT	WAI	$\overline{}$	$\overline{}$	JI	AP.		L	os		,		X		t
1111	F	SEI		BLE	SWI		CI	LR				STS				STX		†
		0	1	2	3	4	5	6	7	R	9	A	В	c	D	E	F	+

UNDEFINED OF CODE

Only for instructions of AIM, OIM, EIM, TIM

Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD63P01M1 uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being exe-

cuted

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD63P01M1.

Table 13 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 13 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
MMEDIA	TE					
ADC	ADD		1	Op Code Address + 1	1	Operand Data
AND	BIT		2	Op Code Address+2	1	Next Op Code
CMP	EOR	2				
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address + 1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	Operand Data (LSB)
LDX	SUBD	<u> </u>	3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD	1	1	Op Code Address+1	1	Address of Operand (LSE
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA					
SBC	SUB					
STA			1	Op Code Address + 1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address + 2	1	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	Address of Operand (LSI
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1	Operand Data (LSB)
			4	Op Code Address + 2	1	Next Op Code
STD	STS		1	Op Code Address + 1	1	Destination Address (LSI
STX		4	2	Destination Address	0	Register Data (MSB)
		4	3	Destination Address + 1	0	Register Data (LSB)
			4	Op Code Address + 2	1	Next Op Code
JSR			1	Op Code Address + 1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address+1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LS
			3	Address of Operand	1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address + 2	1 1	Address of Operand (LS
		6	3	Address of Operand	1	Operand Data
			4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
NDEXED				•	
JMP	T	1	Op Code Address + 1	1 1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routin
ADC ADD		1	Op Code Address + 1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR	4	3	IX + Offset	1	Operand Data
LDA ORA	•	4	Op Code Address+2	1	Next Op Code
SBC SUB					
TST					
STA		1	Op Code Address + 1	1	Offset
	4	2	FFFF	1	Restart Address (LSB)
	7	3	IX + Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD		1	Op Code Address + 1	1	Offset
CPX LDD	_	2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	Operand Data (MSB)
\$UBD		4	IX+Offset+1	1	Operand Data (LSB)
070		5	Op Code Address+2	1	Next Op Code
STD STS		1	Op Code Address + 1	1	Offset
STX	_	2	FFFF	1 1	Restart Address (LSB)
	. 5	3	IX+Offset	0	Register Data (MSB)
	1	4 5	IX+Offset+1	0	Register Data (LSB)
JSR	1	1	Op Code Address+2 Op Code Address+1	1	Next Op Code
Joh		2	FFFF	1	Offset
	5	3	Stack Pointer	1 1	Restart Address (LSB)
	"	4	Stack Pointer - 1	0	Return Address (LSB)
		5	IX+Offset	1	Return Address (MSB)
ASL ASR	 	1	Op Code Address + 1	1	First Subroutine Op Code Offset
COM DEC	-	2	FFFF	1	Restart Address (LSB)
INC LSR		3	IX+Offset	i	Operand Data
NEG ROL	6	4	FFFF	i	Restart Address (LSB)
ROR		5	IX+Offset	0	New Operand Data
	!	6	Op Code Address + 2	i	Next Op Code
TIM	† <u>-</u>	1	Op Code Address + 1	1	Immediate Data
	1 1	2	Op Code Address + 2	1 1	Offset
	5	3	FFFF	1 1	Restart Address (LSB)
	1	4	IX+Offset	1 1	Operand Data
		5	Op Code Address+3	1 1	Next Op Code
CLR		1	Op Code Address + 1	1	Offset
	1	2	FFFF	1	Restart Address (LSB)
	5	3	IX + Offset	1 1	Operand Data
		4	IX + Offset	0	00
		5	Op Code Address + 2	1	Next Op Code
AIM EIM		1	Op Code Address + 1	1	Immediate Data
OIM		2	Op Code Address + 2	1	Offset
	_	3	FFFF	1	Restart Address (LSB)
	7	4	IX + Offset	1	Operand Data
	,	5	FFFF	1	Restart Address (LSB)
	i i	6	IX + Offset	0	New Operand Data
	L	7	Op Code Address + 3	1 1	Next Op Code

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
XTEND					
JMP	1	1	Op Code Address+1	1 1	Jump Address (MSB)
•	3	2	Op Code Address + 2	1 1	Jump Address (LSB)
	-	3	Jump Address	1 1	Next Op Code
ADC ADD TST	+	1	Op Code Address+1	1	Address of Operand (MSB)
AND BIT		2	Op Code Address + 2	1 1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	Operand Data
LDA ORA	1	4	Op Code Address+3	1 1	Next Op Code
SBC SUB			•		·
STA		1	Op Code Address+1	1	Destination Address (MSB)
	١.	2	Op Code Address + 2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADDD		1	Op Code Address + 1	1	Address of Operand (MSB)
CPX LDD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1 1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS	T	1	Op Code Address+1	1	Destination Address (MSB)
STX	1	2	Op Code Address+2	1	Destination Address (LSB)
	5	3	Destination Address	0	Register Data (MSB)
		4	Destination Address+1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR	1	1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
		3	FFFF	1	Restart Address (LSB)
	6	4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer - 1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR	1	1	Op Code Address + 1	1	Address of Operand (MSB)
COM DEC		2	Op Code Address + 2	1	Address of Operand (LSB)
INC LSR	1	3	Address of Operand	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address + 1	1	Address of Operand (MSB
		2	Op Code Address+2	1	Address of Operand (LSB)
	5	3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	Op Code Address+3	1	Next Op Code

Table 13 Cycle-by-Cycle Operation (Continued)

	s Mode &	Cycles	Cycle	Address Bus	R/W	Data Bus
Instr	uctions	1-,	#			2010 200
IMPLIED						
ABA	ABX	T	1	Op Code Address+1	1	Next Op Code
AŞL	ASLD					
ASR	CBA					
CLC	CLI					
CLR	CLV	1				
COM	DEC					
DES	DEX					
INC	INS					
INX	LSR	1 1				
LSRD	ROL					
ROR	NOP				į	
SBA	SEC	Ì			•	
SEI	SEV					
TAB	TAP					
TBA	TPA					
TST	TSX					
TXS		1 1				
DAA	XGDX		1	Op Code Address+1	1	Next Op Code
		2	2	FFFF	i	Restart Address (LSB)
PULA	PULB	+	1	Op Code Address + 1	1	Next Op Code
, ocn	. 025	3	2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer + 1	1 1	Data from Stack
PSHA	PSHB		1	Op Code Address + 1	1	Next Op Code
1 3112	1 3110		2	FFFF	1	Restart Address (LSB)
		4	3	Stack Pointer	o	Accumulator Data
			4	Op Code Address + 1	i	Next Op Code
PULX		 	1	Op Code Address + 1	1	Next Op Code
IOLX		1 !	2	FFFF		Restart Address (LSB)
		4	3	Stack Pointer + 1		
			4	Stack Pointer + 2		Data from Stack (MSB)
PSHX		+	1	Op Code Address+1	+ ;	Data from Stack (LSB)
FSHA		1	2	FFFF	1	Next Op Code
		5	3	Stack Pointer	6	Restart Address (LSB)
		5	4		- 1	Index Register (LSB)
			- 1	Stack Pointer 1	0	Index Register (MSB)
DTC		 	5	Op Code Address+1	1	Next Op Code
RTS			1	Op Code Address + 1	1	Next Op Code
		_	2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1 1	Return Address (MSB)
			4	Stack Pointer + 2	1 1	Return Address (LSB)
		ļ	5	Return Address	1	First Op Code of Return Routin
MUL			1	Op Code Address + 1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		_	3	FFFF	1	Restart Address (LSB)
		7	4	FFFF	1	Restart Address (LSB)
			5	FFFF	1 1	Restart Address (LSB)
			6	FFFF	1	Restart Address (LSB)
			7	FFFF	1 1	Restart Address (LSB)



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED					
WAI	T	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1 1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
	9	5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator A
	ŀ	8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
RTI	-	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	Conditional Code Register
		4	Stack Pointer + 2	1	Accumulator B
		5	Stack Pointer + 3	1	Accumulator A
	10	6	Stack Pointer + 4	1	Index Register (MSB)
		7	Stack Pointer + 5	1	Index Register (LSB)
		8	Stack Pointer + 6	1	Return Address (MSB)
		9	Stack Pointer + 7	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	Next Op Code
•		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer - 4	0	Accumulator A
	1	8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1 1	Op Code Address+1	1	Next Op Code
OL.		2	FFFF	1	Restart Address (LSB)
		ΙĪ	FFFF		High Impedance-Non MPX Mod
					Address Bus - MPX Mode
	4	Sleep			
		3	FFFF		Restart Address (LSB)
	1	4	Op Code Address + 1	1	Next Op Code

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions		Cycles Cycle		res Address bus		Data Bus
RELATI	/E					
BCC	BCS		1	Op Code Address + 1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	вні	1	3	Branch Address Test = "1"		First Op Code of Branch Routine
BLE	BLS		٠ ،	Op Code Address+1···Test=*0"	•	Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS	+				
BSR			1	Op Code Address + 1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
		i	4	Stack Pointer - 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

LOW POWER CONSUMPTION MODE

The HD63P01M1 has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the CPU sleeps (the CPU clock becomes inactive), but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the

CPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD63P01M1 which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD63P01M1 become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD63P01M1.

In the standby mode, if the HD63P01M1 is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the Standby bit, and then goes into the standby mode. If the Standby bit keeps set on reset start, it means that the power has been kept during standby mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 24.




Figure 24 Standby Mode Timing

■ ERROR PROCESSING

When the HD63P01M1 fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD63P01M1 will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (SFFEE, SFFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident ROM, RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error cannot be detected.

The addresses which cause address error in particular mode are shown in Table 14.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Table 14 Address Error

Mode	0	1	2,4	5	6	7
	\$ 0000	\$ 0000	\$ 0000	\$-0000	\$ 0000	\$ 0000
		,		1		,
Address	\$ 001F	\$ 001F	\$001F	\$ 007F	\$ 001F	\$ 007F
AUCH ESS				\$ 0200		\$0100
		ļ	İ	,	ĺ	, ,
		1		\$DFFF	ļ	SOFFE

System Flow chart of HD63P01M1 is shown in Fig. 25.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 26.

Figures 27, 28, 29 and 30 shows a system configuration.




Figure 25 HD63P01M1 System Flow Chart




Figure 26 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset





Figure 27 HD63P01M1 MCU Single-Chip Dual Processor Configuration



HD63P01M1 MCU Address Strobe ROM PIA GPIA Address Bus

Figure 28 HD63P01M1 MCU Expanded Non-Multiplexed Mode (Mode 5)

Figure 29 HD63P01M1 MCU Expanded Multiplexed Mode (Modes 2, 4 and 6)





Figure 30 HD63P01M1 MCU Expanded Non-Multiplexed Mode (Mode 1)

PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this . Crystal and C_L must be put as near the HD63P01M1 as possible.



Do not use this kind of print board design.

Figure 31 Precaution to the boad design of oscillation circuit

PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins (pins 1 and 21), clock pins (pins 2 and 3), input pins (pins 4, 5, 6 and 7) and E clock pin (pin 40) are the same as those of operation. Refer to Table 15 for the other pin conditions. Both address $(A_0 \sim A_{12})$ and chip enable (\overline{CE}) for the EPROM are in "1" state.

Standby State

Only power supply pins (pins 1 and 21) and \overline{STBY} pin (pin 7) are active. As for the clock pin EXTAL(pin3), its input is fixed internally so the MCU is not influenced by the pin conditions. XTAL (pin 2) is in "1" output. All the other pins are in high impedance. Both address $(A_0 \sim A_{12})$ and chip enable (\overline{CE}) for the EPROM are in "1" output.

Table 15 Pin Condition in Sleep Mode

Pin	Mode	o	1	2, 4	5	6	7	
Port 1	Function	I/O Port	Lower Address Bus	I/O Port	-	+	←	
P ₁₀ ~P ₁₇	Condition	Keep the condition just before sleep	Output "1"	Keep the condition just before sleep	+	+	+	
Port 2 P ₂₀ ~P ₂₄	Function	I/O Port	+	+	+	+	+	
	Condition	Keep the condition just before sleep	+	+	+	+	+	
Port 3	Function	Ē: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	Data Bus	Ē: Lower Address Bus E: Data Bus	I/O Port	
P ₃₀ ~P ₃₇	Condition	Ē: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	High Impedance	Ē: Output "1" E: High Impedance	Keep the condition just before sleep	
	Function	Upper Address	+	+	Lower Address Bus or Input Port	Upper Address Bus or Input Port	I/O Port	
Port 4 P ₄₀ ~P ₄₇	Condition	Output "1"	+	+	Address Bus: Out- put "1" Part: Keep the con- dition just before sleep	←	Keep the condition just before sleep	
SC ₂		Output "1" (Read Condition)	+	+	+	+	Output "1"	
		Output Address Strobe	+	+	Output "1"	Output Address Strobe		

Table 16 Pin Condition during Reset

Mode Pin	0	1	2, 4	5	6	7
Port 1 $P_{10} \sim P_{17}$	high impedance (input)	•		-	-	
Port 2 P ₂₀ ~ P ₂₄	high impedance (input)	-		•		-
Port 3 P ₃₀ ~ P ₃₇	E: "1" output E: "1" output(Note) (high impedance)	high impedance	E: "1" output E: "1" output (Note) (high impedance)	high impedance	E:"1" output E: "1" output Note (high impedance)	high impedance (input)
Port 4 P ₄₀ ~ P ₄₇	high impedance (input)	•	-	-		
SC ₂	"1" output (READ)	4				"1" output
SC ₁	E: "1" output E: high impedance	-	•	"1" output	E: "1" output E: high impedance	high impedance (input)
A ₀ ~ A ₁₂ , CE	"1" output	•	-	-	-	+

[Note] In mode 0, 2, 4, 6, port 3 is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Follow-

ing 1 and 2 should be done to avoid the conflict;

(1) Construct the system that disables the external memory during reset.

(2) Add 4.7kΩ pull-down resistance to the SC₁ pin (AS) to make SC₁ pin "0" level during E = "1".

This operation makes port 3 high impedance state.

■ PRECAUTION TO EMULATE THE HD6301V1 BY HD63P01M1

The internal EPROM of the HD63P01M1 provides 8k bytes address space located from \$E000 through \$FFFF. The followings should be noted to emulate the HD6301V1 (4k bytes internal ROM) with the HD63P01M1.

1. Mode 5 (Expanded Non-multiplexed Mode) and Mode 7 (Single Chip Mode)

Use 4k bytes of EPROM address space located from \$F000 through \$FFFF.

2. Mode 6 (Expanded Multiplexed Mode)

Use 4k bytes of EPROM address space located from \$F000 through \$FFFF. But do not use 4k bytes from \$E000 through \$EFFF because these addresses are internal for the HD6301V1.

3. Mode 1, 2, 4

No need to be careful, since ROM address is external in these cases.





Figure 32 Address Map of Mode 6

■ PRECAUTION TO USE THE EPROM ON-PACKAGE 8 BIT SINGLE CHIP MICROCOMPUTER

Please pay attention to the followings, since this MCU has special structure with pin socket on the package.

- Don't apply high static voltage or surge voltage over MAX-IMUM RATINGS to the socket pins as well as the LSI pins. If not, that may cause permanent damage to the device.
- (2) When using 32k EPROM (24 pin), insert it on the mark side and let the four above pins open.



- (3) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
 - (a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than 250°C


Time : within 10 sec.

- (b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
- (c) Avoid permanent application of this under the condition of vibratory place and system.
- (d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Ask our sales agent about anything unclear.

■ PRECAUTION TO THE BOARD DESIGN OF OSCIL-LATION CIRCUIT

As shown in Fig. 33, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD63P01M1 as possible.



Do not use this kind of print board design.

Figure 33 Precaution to the boad design of oscillation circuit





Figure 34 Example of Oscillation Circuits in Board Design

■ WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 35).

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.





HD63P01M1

WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 36.





Figure 36 MAC function during WAI



i) MAL function

ii) Recommended method

Figure 37 Program to wait for interrupt

■ WRITE-ONLY REGISTER


When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read a write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD63P01M1 is shown in Table 17.

Note: SCI = Serial Communication Interface

Table	Table 17							
Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To							
±25%	±3.75%							



■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0

	Item	HD6301V	HD63701V0			
		RAM Size: 128-byte Address: \$0080-\$00FF	RAM Size: 192-byte Address: \$0040-\$00FF			
	RAM	\$0000 \$0080 \$00FF	\$0000 \$0040 \$00FF			
	Operation Mode	Mode 4: Expanded Multiplexed Mode = Mode 2	HD63701V0 does not have Mode 4			
		After providing supply voltage, output level is undefined (0 or 1) unless the contents of the Output Compare Register matches with those of the Free Running Counter. The Output Level Register is not initialized by reset.	·			
Function	Timer	Sound Company The Survey Depth Company Depth Com	Dogs. Compan Overhan Compan			
		Figure 20 Programmable Timer Block Diagram	Figure 20 Programmable Timer Block Diagram			
		HD6301V1, HD6303R, HD63P01M1 HD6303R1	Receive data is transferred from Receive Shift Register to RDR even if framing error occurs.			
		When framing error occurs, receive data is not transferred from the Receive Shift Register to Receive Data Register (RDR).	r			
	SCI	RDR P23 Receive Shift Register				

HD63P01M1

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

Г	Item	HD6	301V	HD63701V0		
	Port Reset	state is undefined from provid start (max. 20ms).	internal reset	The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing RES Low. Reset release and MCU internal reset is performed synchronously with E clock.		
	Standby Mode	STBY signal is latched synch	ronously with E clock.	STBY signal is latched asynchronously with E clock. CPL enters into standby state by bringing STBY low. STBY STBY		
Function	AS (Address Strobe)	In Expanded Multiplexed Mode (mode 0, 2, 4 or 6), AS becomes high impedance state for a half E clock cycle during reset. Therefore, I/O Port 3 functions as data bus during reset.	HD6301V1, HD6303R, HD6303R1 as During reset, AS functions normally.	AS		
	SCI Receive Margin	HD6301V1, HD6303R, HD6303R1 The SCI receive margin is shown below. Bit distortion tolerance (t-t ₀)/t ₀ Character distortion tolerance (T-T ₀)/T ₀	HD63P01M1 The SCI receive margin is shown below. Bit distortion tolerance ±25% (t-t ₀)/t ₀ Character distortion tolerance ±3.75% (T-T ₀)/T ₀	The SCI receive margin is shown below. START 1 2 3 4 5 6 7 8 STOP Ideal Waveform To Bit distortion tolerance (t-t ₀)/t ₀ ±37.5% Character distortion tolerance (T-T ₀)/T ₀ ±3.75%		

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item	HD6	301V	HD63701V0				
	-	HD6301V1, HD6303R, HD6303R1	HD63P01M1					
	Supply Voltage			$V_{CC} = 5V \pm 10\%$ (f = 0.1 ~ 2 MHz)				
Function	Address/Data Hold Time (t _{AH} , t _{HW})	t _{AH} = 20 ns min. t _{HW} = 20 ns min. t _{AH} and t _{HW} are constant in quency.	t _{AH} , t _{HW} = 60 ns (f = 1 MH = 40 ns (f = 1.5 M = 30 ns (f = 2 MH t _{AH} and t _{HW} are proportion to	Hz) z)	≖ opera	ting frec	quency)	
	Address Delay Time	(1) t _{AD1} and t _{AD2} are consta frequency. In HD63B01V and t _{AD2} are 160 ns ma operation. (2) t _{ADL} is related to operatin tion to 1/f. f = operating	t _{AD1} , t _{AD2} and t _{ADL} are relate are in proportion to 1/f. f = 0 if HD637B01V operates at ic t _{AD2} and t _{ADL} will become t _{ADL} are calculated as follow t _{AD} (f MHz) ≒ 250 ns (1 MH	perating ower ope 160 ns d vs.	frequent erating from more.	cy). The equenc	erefore, y, t _{AD1} ,	
5	I _{in} and C _{in} of RES	l _{in} = 1.0 μA max., C _{in} = 12.	I _{in} = 10 μA max. C _{in} = 50 pF with V _{PP} , C _{in} and I _{in} are large	max. Siger than	ince RES those o	S is mut f HD63	tiplexed 01 V.	
Specification	Load Capacitance of E	2 - LSTTL + 40pF I _{OL} = 0.8 mA, I _{OH} = -200 µ	1 – TTL + 90pF I _{OL} = 1.6 mA, I _{OH} = -200 μA					
	Load Capacitance of Port 1	1 - TTL + 30pF		1 – TTL + 90pF			·	
				Spec.				
	Spec. of Crystal	Spec.		Clock frequency (MHz)	2.5	4.0	6.0	8.0
	Oscillator	$R_s = 60\Omega$ max.		Rs max. (Ω)	500	120	80	60
	Storage Temperature	T _{stg} = -55 - + 150°C		T _{stg} = -55 - + 125°C				

HD63P01M1

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item	HD6301V		HD63701V0
		HD6301V1, HD6303R	HD6303R1, HD63P01M1	Noise is reduced by 50%.
Function	GND Noise	AS R/W Ai Noise Di If load capacitance in each data line and GND impedance are large, noise may appear on address bus during MCU write cycle and data won't be written into RAM correctly. The noise is caused by GND impedance which becomes large when large transient current flows into GND at High to Low transition of data line.	Noise is reduced by 33%.	
	Miscellaneous	Chip design and manufacturing process of the HD6301V differ from those of the HD63701V0. Therefore, actual spec. and margin are different between the HD6301V and the HD63701V0. Please carefully examine your system before applying HD6301V or HD63701V0 to your system.		